Spaces:
				
			
			
	
			
			
					
		Running
		
	
	
	
			
			
	
	
	
	
		
		
					
		Running
		
	Commit 
							
							·
						
						8055678
	
1
								Parent(s):
							
							1c52fac
								
Add Magistral and Qwen3-Coder hehe
Browse files- results/aggregated_scores_icarus.csv +30 -28
 - results/aggregated_scores_verilator.csv +30 -28
 - results/compute_agg_results.py +81 -67
 - results/parse.py +36 -8
 - results/results_icarus.json +501 -1
 - results/results_v3_mlcad_icarus.csv +63 -0
 - results/results_v3_mlcad_verilator.csv +32 -0
 - results/results_verilator.json +625 -125
 - results/v2/aggregated_scores_icarus.csv +29 -0
 - results/v2/aggregated_scores_verilator.csv +29 -0
 - results/{results_icarus.csv → v2/results_icarus.csv} +0 -0
 - results/v2/results_icarus.json +0 -0
 - results/{results_verilator.csv → v2/results_verilator.csv} +0 -0
 - results/v2/results_verilator.json +0 -0
 
    	
        results/aggregated_scores_icarus.csv
    CHANGED
    
    | 
         @@ -1,29 +1,31 @@ 
     | 
|
| 1 | 
         
             
            Model,Agg S2R,Agg MC,Agg VerilogEval S2R,Agg VerilogEval MC,Agg RTLLM,Agg VeriGen
         
     | 
| 2 | 
         
            -
            DeepSeek R1-0528,76.79, 
     | 
| 3 | 
         
            -
            DeepSeek R1,75.53,76. 
     | 
| 4 | 
         
            -
             
     | 
| 5 | 
         
            -
             
     | 
| 6 | 
         
            -
             
     | 
| 7 | 
         
            -
             
     | 
| 8 | 
         
            -
             
     | 
| 9 | 
         
            -
             
     | 
| 10 | 
         
            -
             
     | 
| 11 | 
         
            -
             
     | 
| 12 | 
         
            -
             
     | 
| 13 | 
         
            -
            DeepSeek  
     | 
| 14 | 
         
            -
             
     | 
| 15 | 
         
            -
             
     | 
| 16 | 
         
            -
            QwenCoder 2.5  
     | 
| 17 | 
         
            -
             
     | 
| 18 | 
         
            -
             
     | 
| 19 | 
         
            -
             
     | 
| 20 | 
         
            -
             
     | 
| 21 | 
         
            -
             
     | 
| 22 | 
         
            -
             
     | 
| 23 | 
         
            -
             
     | 
| 24 | 
         
            -
            CodeV 
     | 
| 25 | 
         
            -
             
     | 
| 26 | 
         
            -
             
     | 
| 27 | 
         
            -
             
     | 
| 28 | 
         
            -
             
     | 
| 29 | 
         
            -
             
     | 
| 
         | 
|
| 
         | 
| 
         | 
|
| 1 | 
         
             
            Model,Agg S2R,Agg MC,Agg VerilogEval S2R,Agg VerilogEval MC,Agg RTLLM,Agg VeriGen
         
     | 
| 2 | 
         
            +
            DeepSeek R1-0528,76.79,78.86,78.84,79.65,70.04,71.64
         
     | 
| 3 | 
         
            +
            DeepSeek R1,75.53,76.99,77.67,77.55,68.49,71.92
         
     | 
| 4 | 
         
            +
            Qwen3 Coder 480B A35B,60.56,57.84,62.98,56.13,52.56,73.45
         
     | 
| 5 | 
         
            +
            Llama 3.1 405B,53.23,54.73,56.55,54.35,42.26,58.23
         
     | 
| 6 | 
         
            +
            Qwen3 236B A22B,69.16,67.53,74.83,68.36,50.48,60.01
         
     | 
| 7 | 
         
            +
            Qwen2.5 72B,49.36,50.41,50.22,50.74,46.51,47.42
         
     | 
| 8 | 
         
            +
            Llama 3.(1-3) 70B,39.48,43.15,39.47,40.83,39.53,64.29
         
     | 
| 9 | 
         
            +
            QwQ 32B,62.6,40.06,65.02,38.68,54.6,52.6
         
     | 
| 10 | 
         
            +
            Qwen2.5 32B,50.39,41.4,50.86,41.01,48.86,45.0
         
     | 
| 11 | 
         
            +
            Magistral Small 2506,40.82,22.62,40.96,19.96,40.37,46.88
         
     | 
| 12 | 
         
            +
            StarChat2 15B v0.1,38.76,38.19,36.68,35.58,45.61,61.96
         
     | 
| 13 | 
         
            +
            DeepSeek R1 Distill Qwen 14B,23.14,24.57,24.94,24.3,17.22,27.07
         
     | 
| 14 | 
         
            +
            CodeLlama 70B,33.04,33.68,32.2,32.27,35.81,46.56
         
     | 
| 15 | 
         
            +
            DeepSeek Coder 33B,27.03,38.47,22.65,37.64,41.47,46.01
         
     | 
| 16 | 
         
            +
            QwenCoder 2.5 32B,44.02,45.08,43.68,44.05,45.15,54.52
         
     | 
| 17 | 
         
            +
            DeepCoder 14B,26.4,33.07,27.32,33.18,23.38,32.07
         
     | 
| 18 | 
         
            +
            QwenCoder 2.5 14B,37.69,40.99,35.32,40.26,45.5,47.64
         
     | 
| 19 | 
         
            +
            SeedCoder 8B,50.89,36.63,51.71,36.52,48.2,37.66
         
     | 
| 20 | 
         
            +
            SeedCoder 8B Reasoning,43.75,48.07,47.85,46.76,30.22,59.97
         
     | 
| 21 | 
         
            +
            OpenCoder 8B,30.06,35.58,26.8,34.57,40.83,44.8
         
     | 
| 22 | 
         
            +
            QwenCoder 2.5 7B,14.15,33.64,6.57,33.0,39.16,39.46
         
     | 
| 23 | 
         
            +
            DeepSeek Coder 6.7B,31.87,29.8,28.88,28.99,41.75,37.19
         
     | 
| 24 | 
         
            +
            CodeV R1 Distill Qwen 7B,36.12,24.85,32.35,20.56,48.57,63.98
         
     | 
| 25 | 
         
            +
            HaVen-CodeQwen,43.58,48.69,44.67,47.23,39.98,62.04
         
     | 
| 26 | 
         
            +
            CodeV-QW-7B,20.37,51.58,18.82,50.64,25.48,60.14
         
     | 
| 27 | 
         
            +
            RTLCoder Mistral,21.82,28.83,23.71,26.34,15.58,51.5
         
     | 
| 28 | 
         
            +
            RTLCoder DeepSeek,37.22,37.85,38.33,36.13,33.58,53.57
         
     | 
| 29 | 
         
            +
            OriGen,52.88,52.54,53.0,50.0,52.47,75.66
         
     | 
| 30 | 
         
            +
            CodeV-CL-7B,14.73,32.7,12.71,30.93,21.38,48.85
         
     | 
| 31 | 
         
            +
            CodeV-DS-6.7B,19.62,47.44,14.8,46.08,35.52,59.87
         
     | 
    	
        results/aggregated_scores_verilator.csv
    CHANGED
    
    | 
         @@ -1,29 +1,31 @@ 
     | 
|
| 1 | 
         
             
            Model,Agg S2R,Agg MC,Agg VerilogEval S2R,Agg VerilogEval MC,Agg RTLLM,Agg VeriGen
         
     | 
| 2 | 
         
            -
            DeepSeek R1-0528,75.83, 
     | 
| 3 | 
         
            -
            DeepSeek R1,75.78,75. 
     | 
| 4 | 
         
            -
             
     | 
| 5 | 
         
            -
             
     | 
| 6 | 
         
            -
             
     | 
| 7 | 
         
            -
             
     | 
| 8 | 
         
            -
             
     | 
| 9 | 
         
            -
             
     | 
| 10 | 
         
            -
             
     | 
| 11 | 
         
            -
             
     | 
| 12 | 
         
            -
             
     | 
| 13 | 
         
            -
            DeepSeek  
     | 
| 14 | 
         
            -
             
     | 
| 15 | 
         
            -
             
     | 
| 16 | 
         
            -
            QwenCoder 2.5  
     | 
| 17 | 
         
            -
             
     | 
| 18 | 
         
            -
             
     | 
| 19 | 
         
            -
             
     | 
| 20 | 
         
            -
             
     | 
| 21 | 
         
            -
             
     | 
| 22 | 
         
            -
             
     | 
| 23 | 
         
            -
             
     | 
| 24 | 
         
            -
            CodeV 
     | 
| 25 | 
         
            -
             
     | 
| 26 | 
         
            -
             
     | 
| 27 | 
         
            -
             
     | 
| 28 | 
         
            -
             
     | 
| 29 | 
         
            -
             
     | 
| 
         | 
|
| 
         | 
| 
         | 
|
| 1 | 
         
             
            Model,Agg S2R,Agg MC,Agg VerilogEval S2R,Agg VerilogEval MC,Agg RTLLM,Agg VeriGen
         
     | 
| 2 | 
         
            +
            DeepSeek R1-0528,75.83,78.07,77.64,78.78,69.85,71.64
         
     | 
| 3 | 
         
            +
            DeepSeek R1,75.78,75.99,78.04,76.42,68.31,72.05
         
     | 
| 4 | 
         
            +
            Qwen3 Coder 480B A35B,61.46,58.18,64.01,56.5,53.04,73.45
         
     | 
| 5 | 
         
            +
            Llama 3.1 405B,52.08,55.06,54.39,55.1,44.48,54.7
         
     | 
| 6 | 
         
            +
            Qwen3 236B A22B,69.17,66.8,74.24,67.55,52.44,60.01
         
     | 
| 7 | 
         
            +
            Qwen2.5 72B,51.72,52.29,52.7,52.44,48.49,50.95
         
     | 
| 8 | 
         
            +
            Llama 3.(1-3) 70B,40.06,44.71,39.84,42.69,40.79,63.12
         
     | 
| 9 | 
         
            +
            QwQ 32B,63.76,41.14,66.09,38.64,56.06,63.91
         
     | 
| 10 | 
         
            +
            Qwen2.5 32B,53.2,43.6,54.23,43.05,49.81,48.64
         
     | 
| 11 | 
         
            +
            Magistral Small 2506,41.02,23.48,41.25,20.36,40.27,51.89
         
     | 
| 12 | 
         
            +
            StarChat2 15B v0.1,40.2,38.43,37.97,35.85,47.54,61.91
         
     | 
| 13 | 
         
            +
            DeepSeek R1 Distill Qwen 14B,22.93,24.82,24.44,24.43,17.96,28.33
         
     | 
| 14 | 
         
            +
            CodeLlama 70B,34.55,35.64,33.58,33.89,37.75,51.62
         
     | 
| 15 | 
         
            +
            DeepSeek Coder 33B,27.93,39.42,23.14,38.14,43.71,51.12
         
     | 
| 16 | 
         
            +
            QwenCoder 2.5 32B,45.72,47.29,45.31,46.49,47.07,54.62
         
     | 
| 17 | 
         
            +
            DeepCoder 14B,27.06,33.49,27.87,33.39,24.38,34.45
         
     | 
| 18 | 
         
            +
            QwenCoder 2.5 14B,39.39,42.39,36.86,41.54,47.73,50.17
         
     | 
| 19 | 
         
            +
            SeedCoder 8B,52.04,37.69,52.58,37.24,50.25,41.84
         
     | 
| 20 | 
         
            +
            SeedCoder 8B Reasoning,43.41,48.88,47.02,47.51,31.51,61.35
         
     | 
| 21 | 
         
            +
            OpenCoder 8B,30.45,36.16,26.96,35.34,41.96,43.63
         
     | 
| 22 | 
         
            +
            QwenCoder 2.5 7B,14.91,35.37,7.08,34.02,40.74,47.7
         
     | 
| 23 | 
         
            +
            "DeepSeek Coder 6,7B",34.14,30.16,30.46,29.39,46.28,37.19
         
     | 
| 24 | 
         
            +
            CodeV R1 Distill Qwen 7B,37.26,25.62,33.33,21.67,50.21,61.63
         
     | 
| 25 | 
         
            +
            HaVen-CodeQwen,44.57,49.91,45.09,48.07,42.87,66.7
         
     | 
| 26 | 
         
            +
            CodeV-QW-7B,21.69,51.2,19.85,50.51,27.77,57.45
         
     | 
| 27 | 
         
            +
            RTLCoder Mistral,22.64,29.36,24.75,26.44,15.68,56.02
         
     | 
| 28 | 
         
            +
            RTLCoder DeepSeek,38.48,37.5,39.19,35.74,36.14,53.57
         
     | 
| 29 | 
         
            +
            OriGen,52.85,52.16,52.72,49.84,53.29,73.3
         
     | 
| 30 | 
         
            +
            CodeV-CL-7B,15.32,32.82,13.21,31.06,22.28,48.85
         
     | 
| 31 | 
         
            +
            CodeV-DS-6.7B,19.28,47.41,14.23,45.91,35.94,61.05
         
     | 
    	
        results/compute_agg_results.py
    CHANGED
    
    | 
         @@ -1,4 +1,6 @@ 
     | 
|
| 1 | 
         
             
            import csv
         
     | 
| 
         | 
|
| 
         | 
|
| 2 | 
         | 
| 3 | 
         | 
| 4 | 
         
             
            def agg_S2R_metrics(verilog_eval_rtl, rtllm):
         
     | 
| 
         @@ -26,70 +28,82 @@ def avg_ppa(metric): 
     | 
|
| 26 | 
         
             
                return round(result, 2)
         
     | 
| 27 | 
         | 
| 28 | 
         | 
| 29 | 
         
            -
             
     | 
| 30 | 
         
            -
             
     | 
| 31 | 
         
            -
             
     | 
| 32 | 
         
            -
             
     | 
| 33 | 
         
            -
             
     | 
| 34 | 
         
            -
             
     | 
| 35 | 
         
            -
             
     | 
| 36 | 
         
            -
                 
     | 
| 37 | 
         
            -
             
     | 
| 38 | 
         
            -
             
     | 
| 39 | 
         
            -
             
     | 
| 40 | 
         
            -
                 
     | 
| 41 | 
         
            -
                 
     | 
| 42 | 
         
            -
                " 
     | 
| 43 | 
         
            -
             
     | 
| 44 | 
         
            -
             
     | 
| 45 | 
         
            -
             
     | 
| 46 | 
         
            -
             
     | 
| 47 | 
         
            -
                 
     | 
| 48 | 
         
            -
                 
     | 
| 49 | 
         
            -
             
     | 
| 50 | 
         
            -
             
     | 
| 51 | 
         
            -
             
     | 
| 52 | 
         
            -
                     
     | 
| 53 | 
         
            -
                     
     | 
| 54 | 
         
            -
                     
     | 
| 55 | 
         
            -
                     
     | 
| 56 | 
         
            -
             
     | 
| 57 | 
         
            -
             
     | 
| 58 | 
         
            -
             
     | 
| 59 | 
         
            -
             
     | 
| 60 | 
         
            -
             
     | 
| 61 | 
         
            -
             
     | 
| 62 | 
         
            -
             
     | 
| 63 | 
         
            -
             
     | 
| 64 | 
         
            -
                     
     | 
| 65 | 
         
            -
             
     | 
| 66 | 
         
            -
             
     | 
| 67 | 
         
            -
             
     | 
| 68 | 
         
            -
                         
     | 
| 69 | 
         
            -
             
     | 
| 70 | 
         
            -
                         
     | 
| 71 | 
         
            -
             
     | 
| 72 | 
         
            -
             
     | 
| 73 | 
         
            -
             
     | 
| 74 | 
         
            -
             
     | 
| 75 | 
         
            -
                             
     | 
| 76 | 
         
            -
             
     | 
| 77 | 
         
            -
             
     | 
| 78 | 
         
            -
             
     | 
| 79 | 
         
            -
             
     | 
| 80 | 
         
            -
             
     | 
| 81 | 
         
            -
             
     | 
| 82 | 
         
            -
                         
     | 
| 83 | 
         
            -
             
     | 
| 84 | 
         
            -
                         
     | 
| 85 | 
         
            -
             
     | 
| 86 | 
         
            -
                         
     | 
| 87 | 
         
            -
             
     | 
| 88 | 
         
            -
                         
     | 
| 89 | 
         
            -
             
     | 
| 90 | 
         
            -
             
     | 
| 91 | 
         
            -
             
     | 
| 92 | 
         
            -
             
     | 
| 93 | 
         
            -
             
     | 
| 94 | 
         
            -
             
     | 
| 95 | 
         
            -
             
     | 
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
| 
         | 
|
| 1 | 
         
             
            import csv
         
     | 
| 2 | 
         
            +
            import os
         
     | 
| 3 | 
         
            +
            import sys
         
     | 
| 4 | 
         | 
| 5 | 
         | 
| 6 | 
         
             
            def agg_S2R_metrics(verilog_eval_rtl, rtllm):
         
     | 
| 
         | 
|
| 28 | 
         
             
                return round(result, 2)
         
     | 
| 29 | 
         | 
| 30 | 
         | 
| 31 | 
         
            +
            if __name__ == "__main__":
         
     | 
| 32 | 
         
            +
                if len(sys.argv) < 2:
         
     | 
| 33 | 
         
            +
                    print(f"Usage: python {sys.argv[0]} <path_to_input_csv>")
         
     | 
| 34 | 
         
            +
                    sys.exit(1)
         
     | 
| 35 | 
         
            +
             
     | 
| 36 | 
         
            +
                input_csv_path = sys.argv[1]
         
     | 
| 37 | 
         
            +
             
     | 
| 38 | 
         
            +
                if not os.path.exists(input_csv_path):
         
     | 
| 39 | 
         
            +
                    print(f"Error: File not found at {input_csv_path}")
         
     | 
| 40 | 
         
            +
                    sys.exit(1)
         
     | 
| 41 | 
         
            +
             
     | 
| 42 | 
         
            +
                dir_name = os.path.dirname(input_csv_path)
         
     | 
| 43 | 
         
            +
                base_name = os.path.basename(input_csv_path)
         
     | 
| 44 | 
         
            +
                output_base_name = base_name.replace("results", "aggregated_scores")
         
     | 
| 45 | 
         
            +
                output_csv_path = os.path.join(dir_name, output_base_name)
         
     | 
| 46 | 
         
            +
             
     | 
| 47 | 
         
            +
                print(f"Processing {input_csv_path}...")
         
     | 
| 48 | 
         
            +
             
     | 
| 49 | 
         
            +
                agg_csv_data = []
         
     | 
| 50 | 
         
            +
                header = [
         
     | 
| 51 | 
         
            +
                    "Model",
         
     | 
| 52 | 
         
            +
                    "Agg S2R",
         
     | 
| 53 | 
         
            +
                    "Agg MC",
         
     | 
| 54 | 
         
            +
                    "Agg VerilogEval S2R",
         
     | 
| 55 | 
         
            +
                    "Agg VerilogEval MC",
         
     | 
| 56 | 
         
            +
                    "Agg RTLLM",
         
     | 
| 57 | 
         
            +
                    "Agg VeriGen",
         
     | 
| 58 | 
         
            +
                ]
         
     | 
| 59 | 
         
            +
                agg_csv_data.append(header)
         
     | 
| 60 | 
         
            +
             
     | 
| 61 | 
         
            +
                with open(input_csv_path, newline="", encoding="utf-8") as csvfile:
         
     | 
| 62 | 
         
            +
                    reader = csv.reader(csvfile)
         
     | 
| 63 | 
         
            +
                    goals_row = next(reader)[1:]  # Skip the first column (model name)
         
     | 
| 64 | 
         
            +
                    benchmarks_row = next(reader)[1:]
         
     | 
| 65 | 
         
            +
             
     | 
| 66 | 
         
            +
                    for model_metrics in reader:
         
     | 
| 67 | 
         
            +
                        if not model_metrics or not model_metrics[0].strip():
         
     | 
| 68 | 
         
            +
                            continue  # Skip empty lines
         
     | 
| 69 | 
         
            +
             
     | 
| 70 | 
         
            +
                        model = model_metrics[0]
         
     | 
| 71 | 
         
            +
                        # Create a dict of dicts with keys benchmark, goal
         
     | 
| 72 | 
         
            +
                        results = {}
         
     | 
| 73 | 
         
            +
                        for i, metric in enumerate(model_metrics[1:]):
         
     | 
| 74 | 
         
            +
                            benchmark = benchmarks_row[i]
         
     | 
| 75 | 
         
            +
                            goal = goals_row[i]
         
     | 
| 76 | 
         
            +
             
     | 
| 77 | 
         
            +
                            if benchmark not in results:
         
     | 
| 78 | 
         
            +
                                results[benchmark] = {}
         
     | 
| 79 | 
         
            +
             
     | 
| 80 | 
         
            +
                            results[benchmark][goal] = metric
         
     | 
| 81 | 
         
            +
             
     | 
| 82 | 
         
            +
                        # Agg metrics
         
     | 
| 83 | 
         
            +
                        agg_csv_row = [model]
         
     | 
| 84 | 
         
            +
                        agg_verilog_eval_s2r = avg_ppa(results.get("VerilogEval S2R", {}))
         
     | 
| 85 | 
         
            +
                        agg_rtllm = avg_ppa(results.get("RTLLM", {}))
         
     | 
| 86 | 
         
            +
                        agg_s2r = agg_S2R_metrics(agg_verilog_eval_s2r, agg_rtllm)
         
     | 
| 87 | 
         
            +
             
     | 
| 88 | 
         
            +
                        agg_verilog_eval_mc = avg_ppa(results.get("VerilogEval MC", {}))
         
     | 
| 89 | 
         
            +
                        agg_verigen = avg_ppa(results.get("VeriGen", {}))
         
     | 
| 90 | 
         
            +
                        agg_mc = agg_MC_metrics(agg_verilog_eval_mc, agg_verigen)
         
     | 
| 91 | 
         
            +
             
     | 
| 92 | 
         
            +
                        # Append all calculated values in the correct order
         
     | 
| 93 | 
         
            +
                        agg_csv_row.extend(
         
     | 
| 94 | 
         
            +
                            [
         
     | 
| 95 | 
         
            +
                                agg_s2r,
         
     | 
| 96 | 
         
            +
                                agg_mc,
         
     | 
| 97 | 
         
            +
                                agg_verilog_eval_s2r,
         
     | 
| 98 | 
         
            +
                                agg_verilog_eval_mc,
         
     | 
| 99 | 
         
            +
                                agg_rtllm,
         
     | 
| 100 | 
         
            +
                                agg_verigen,
         
     | 
| 101 | 
         
            +
                            ]
         
     | 
| 102 | 
         
            +
                        )
         
     | 
| 103 | 
         
            +
                        agg_csv_data.append(agg_csv_row)
         
     | 
| 104 | 
         
            +
             
     | 
| 105 | 
         
            +
                with open(output_csv_path, "w", newline="", encoding="utf-8") as csvfile:
         
     | 
| 106 | 
         
            +
                    writer = csv.writer(csvfile)
         
     | 
| 107 | 
         
            +
                    writer.writerows(agg_csv_data)
         
     | 
| 108 | 
         
            +
             
     | 
| 109 | 
         
            +
                print(f"Done")
         
     | 
    	
        results/parse.py
    CHANGED
    
    | 
         @@ -2,6 +2,7 @@ import csv 
     | 
|
| 2 | 
         
             
            import json
         
     | 
| 3 | 
         
             
            import locale
         
     | 
| 4 | 
         
             
            import os
         
     | 
| 
         | 
|
| 5 | 
         
             
            from typing import Dict, Union
         
     | 
| 6 | 
         | 
| 7 | 
         
             
            import pandas as pd
         
     | 
| 
         @@ -160,6 +161,18 @@ model_details = { 
     | 
|
| 160 | 
         
             
                    "V1",
         
     | 
| 161 | 
         
             
                ),
         
     | 
| 162 | 
         
             
                "OriGen": ("https://huggingface.co/henryen/OriGen", 6.74, "RTL-Specific", "V1"),
         
     | 
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 163 | 
         
             
            }
         
     | 
| 164 | 
         | 
| 165 | 
         | 
| 
         @@ -178,7 +191,7 @@ def get_headers(reader, agg=False) -> Union[list, list]: 
     | 
|
| 178 | 
         | 
| 179 | 
         
             
            def get_model_params_and_url(model) -> Union[str, str, float, str]:
         
     | 
| 180 | 
         
             
                if model not in model_details:
         
     | 
| 181 | 
         
            -
                    return "-", " 
     | 
| 182 | 
         
             
                url = model_details[model][0]
         
     | 
| 183 | 
         
             
                params = model_details[model][1]
         
     | 
| 184 | 
         
             
                type = model_details[model][2]
         
     | 
| 
         @@ -193,12 +206,15 @@ def parse_results(csv_path: str) -> list[dict]: 
     | 
|
| 193 | 
         
             
                """
         
     | 
| 194 | 
         
             
                dataset = []
         
     | 
| 195 | 
         
             
                models = []
         
     | 
| 196 | 
         
            -
                with open( 
     | 
| 197 | 
         
             
                    reader = csv.reader(csvfile, delimiter=",")
         
     | 
| 198 | 
         
             
                    metrics, benchs = get_headers(reader)
         
     | 
| 199 | 
         
             
                    for i, row in enumerate(reader):
         
     | 
| 
         | 
|
| 
         | 
|
| 200 | 
         
             
                        model = row[0]
         
     | 
| 201 | 
         
            -
                         
     | 
| 
         | 
|
| 202 | 
         
             
                        url, params, type, release = get_model_params_and_url(model)
         
     | 
| 203 | 
         
             
                        models.append(model)
         
     | 
| 204 | 
         
             
                        row = row[1:]
         
     | 
| 
         @@ -229,8 +245,8 @@ def parse_agg(csv_path: str = "results/aggregated_scores_icarus.csv") -> pd.Data 
     | 
|
| 229 | 
         
             
                return pd.read_csv(csv_path)
         
     | 
| 230 | 
         | 
| 231 | 
         | 
| 232 | 
         
            -
            def writeJson(data: list):
         
     | 
| 233 | 
         
            -
                with open( 
     | 
| 234 | 
         
             
                    json.dump(data, f, indent=4, ensure_ascii=False)
         
     | 
| 235 | 
         
             
                print("Done")
         
     | 
| 236 | 
         | 
| 
         @@ -266,6 +282,18 @@ def read_data( 
     | 
|
| 266 | 
         | 
| 267 | 
         | 
| 268 | 
         
             
            if __name__ == "__main__":
         
     | 
| 269 | 
         
            -
                 
     | 
| 270 | 
         
            -
             
     | 
| 271 | 
         
            -
             
     | 
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
| 
         | 
|
| 2 | 
         
             
            import json
         
     | 
| 3 | 
         
             
            import locale
         
     | 
| 4 | 
         
             
            import os
         
     | 
| 5 | 
         
            +
            import sys
         
     | 
| 6 | 
         
             
            from typing import Dict, Union
         
     | 
| 7 | 
         | 
| 8 | 
         
             
            import pandas as pd
         
     | 
| 
         | 
|
| 161 | 
         
             
                    "V1",
         
     | 
| 162 | 
         
             
                ),
         
     | 
| 163 | 
         
             
                "OriGen": ("https://huggingface.co/henryen/OriGen", 6.74, "RTL-Specific", "V1"),
         
     | 
| 164 | 
         
            +
                "Qwen3 Coder 480B A35B": (
         
     | 
| 165 | 
         
            +
                    "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct",
         
     | 
| 166 | 
         
            +
                    480,
         
     | 
| 167 | 
         
            +
                    "Coding",
         
     | 
| 168 | 
         
            +
                    "V1",
         
     | 
| 169 | 
         
            +
                ),
         
     | 
| 170 | 
         
            +
                "Magistral Small 2506": (
         
     | 
| 171 | 
         
            +
                    "https://huggingface.co/mistralai/Magistral-Small-2506",
         
     | 
| 172 | 
         
            +
                    23.6,
         
     | 
| 173 | 
         
            +
                    "General",
         
     | 
| 174 | 
         
            +
                    "V1",
         
     | 
| 175 | 
         
            +
                ),
         
     | 
| 176 | 
         
             
            }
         
     | 
| 177 | 
         | 
| 178 | 
         | 
| 
         | 
|
| 191 | 
         | 
| 192 | 
         
             
            def get_model_params_and_url(model) -> Union[str, str, float, str]:
         
     | 
| 193 | 
         
             
                if model not in model_details:
         
     | 
| 194 | 
         
            +
                    return "-", 0.0, "Unknown", "Unknown"
         
     | 
| 195 | 
         
             
                url = model_details[model][0]
         
     | 
| 196 | 
         
             
                params = model_details[model][1]
         
     | 
| 197 | 
         
             
                type = model_details[model][2]
         
     | 
| 
         | 
|
| 206 | 
         
             
                """
         
     | 
| 207 | 
         
             
                dataset = []
         
     | 
| 208 | 
         
             
                models = []
         
     | 
| 209 | 
         
            +
                with open(csv_path, newline="") as csvfile:
         
     | 
| 210 | 
         
             
                    reader = csv.reader(csvfile, delimiter=",")
         
     | 
| 211 | 
         
             
                    metrics, benchs = get_headers(reader)
         
     | 
| 212 | 
         
             
                    for i, row in enumerate(reader):
         
     | 
| 213 | 
         
            +
                        if not row or all(not cell.strip() for cell in row):
         
     | 
| 214 | 
         
            +
                            continue
         
     | 
| 215 | 
         
             
                        model = row[0]
         
     | 
| 216 | 
         
            +
                        if not model:
         
     | 
| 217 | 
         
            +
                            continue
         
     | 
| 218 | 
         
             
                        url, params, type, release = get_model_params_and_url(model)
         
     | 
| 219 | 
         
             
                        models.append(model)
         
     | 
| 220 | 
         
             
                        row = row[1:]
         
     | 
| 
         | 
|
| 245 | 
         
             
                return pd.read_csv(csv_path)
         
     | 
| 246 | 
         | 
| 247 | 
         | 
| 248 | 
         
            +
            def writeJson(data: list, path: str):
         
     | 
| 249 | 
         
            +
                with open(path, "w") as f:
         
     | 
| 250 | 
         
             
                    json.dump(data, f, indent=4, ensure_ascii=False)
         
     | 
| 251 | 
         
             
                print("Done")
         
     | 
| 252 | 
         | 
| 
         | 
|
| 282 | 
         | 
| 283 | 
         | 
| 284 | 
         
             
            if __name__ == "__main__":
         
     | 
| 285 | 
         
            +
                if len(sys.argv) < 2:
         
     | 
| 286 | 
         
            +
                    print("Usage: python results/parse.py <path_to_input_csv>")
         
     | 
| 287 | 
         
            +
                    sys.exit(1)
         
     | 
| 288 | 
         
            +
             
     | 
| 289 | 
         
            +
                csv_path = sys.argv[1]
         
     | 
| 290 | 
         
            +
             
     | 
| 291 | 
         
            +
                if not os.path.exists(csv_path):
         
     | 
| 292 | 
         
            +
                    print(f"Error: File not found at {csv_path}")
         
     | 
| 293 | 
         
            +
                    sys.exit(1)
         
     | 
| 294 | 
         
            +
             
     | 
| 295 | 
         
            +
                json_path = os.path.splitext(csv_path)[0] + ".json"
         
     | 
| 296 | 
         
            +
             
     | 
| 297 | 
         
            +
                print(f"Parsing {csv_path}...")
         
     | 
| 298 | 
         
            +
                parsed_data = parse_results(csv_path)
         
     | 
| 299 | 
         
            +
                writeJson(parsed_data, json_path)
         
     | 
    	
        results/results_icarus.json
    CHANGED
    
    | 
         @@ -499,6 +499,256 @@ 
     | 
|
| 499 | 
         
             
                    "Params": 685,
         
     | 
| 500 | 
         
             
                    "Release": "V1"
         
     | 
| 501 | 
         
             
                },
         
     | 
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 502 | 
         
             
                {
         
     | 
| 503 | 
         
             
                    "Model": "Llama 3.1 405B",
         
     | 
| 504 | 
         
             
                    "Model Type": "General",
         
     | 
| 
         @@ -1999,6 +2249,256 @@ 
     | 
|
| 1999 | 
         
             
                    "Params": 32.5,
         
     | 
| 2000 | 
         
             
                    "Release": "V1"
         
     | 
| 2001 | 
         
             
                },
         
     | 
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 2002 | 
         
             
                {
         
     | 
| 2003 | 
         
             
                    "Model": "StarChat2 15B v0.1",
         
     | 
| 2004 | 
         
             
                    "Model Type": "General",
         
     | 
| 
         @@ -6999,4 +7499,4 @@ 
     | 
|
| 6999 | 
         
             
                    "Params": 6.74,
         
     | 
| 7000 | 
         
             
                    "Release": "V1"
         
     | 
| 7001 | 
         
             
                }
         
     | 
| 7002 | 
         
            -
            ]
         
     | 
| 
         | 
|
| 499 | 
         
             
                    "Params": 685,
         
     | 
| 500 | 
         
             
                    "Release": "V1"
         
     | 
| 501 | 
         
             
                },
         
     | 
| 502 | 
         
            +
                {
         
     | 
| 503 | 
         
            +
                    "Model": "Qwen3 Coder 480B A35B",
         
     | 
| 504 | 
         
            +
                    "Model Type": "Coding",
         
     | 
| 505 | 
         
            +
                    "Benchmark": "VerilogEval S2R",
         
     | 
| 506 | 
         
            +
                    "Task": "Syntax (STX)",
         
     | 
| 507 | 
         
            +
                    "Result": 96.41,
         
     | 
| 508 | 
         
            +
                    "Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct",
         
     | 
| 509 | 
         
            +
                    "Params": 480,
         
     | 
| 510 | 
         
            +
                    "Release": "V1"
         
     | 
| 511 | 
         
            +
                },
         
     | 
| 512 | 
         
            +
                {
         
     | 
| 513 | 
         
            +
                    "Model": "Qwen3 Coder 480B A35B",
         
     | 
| 514 | 
         
            +
                    "Model Type": "Coding",
         
     | 
| 515 | 
         
            +
                    "Benchmark": "RTLLM",
         
     | 
| 516 | 
         
            +
                    "Task": "Syntax (STX)",
         
     | 
| 517 | 
         
            +
                    "Result": 86.38,
         
     | 
| 518 | 
         
            +
                    "Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct",
         
     | 
| 519 | 
         
            +
                    "Params": 480,
         
     | 
| 520 | 
         
            +
                    "Release": "V1"
         
     | 
| 521 | 
         
            +
                },
         
     | 
| 522 | 
         
            +
                {
         
     | 
| 523 | 
         
            +
                    "Model": "Qwen3 Coder 480B A35B",
         
     | 
| 524 | 
         
            +
                    "Model Type": "Coding",
         
     | 
| 525 | 
         
            +
                    "Benchmark": "VerilogEval S2R",
         
     | 
| 526 | 
         
            +
                    "Task": "Functionality (FNC)",
         
     | 
| 527 | 
         
            +
                    "Result": 65.38,
         
     | 
| 528 | 
         
            +
                    "Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct",
         
     | 
| 529 | 
         
            +
                    "Params": 480,
         
     | 
| 530 | 
         
            +
                    "Release": "V1"
         
     | 
| 531 | 
         
            +
                },
         
     | 
| 532 | 
         
            +
                {
         
     | 
| 533 | 
         
            +
                    "Model": "Qwen3 Coder 480B A35B",
         
     | 
| 534 | 
         
            +
                    "Model Type": "Coding",
         
     | 
| 535 | 
         
            +
                    "Benchmark": "RTLLM",
         
     | 
| 536 | 
         
            +
                    "Task": "Functionality (FNC)",
         
     | 
| 537 | 
         
            +
                    "Result": 59.57,
         
     | 
| 538 | 
         
            +
                    "Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct",
         
     | 
| 539 | 
         
            +
                    "Params": 480,
         
     | 
| 540 | 
         
            +
                    "Release": "V1"
         
     | 
| 541 | 
         
            +
                },
         
     | 
| 542 | 
         
            +
                {
         
     | 
| 543 | 
         
            +
                    "Model": "Qwen3 Coder 480B A35B",
         
     | 
| 544 | 
         
            +
                    "Model Type": "Coding",
         
     | 
| 545 | 
         
            +
                    "Benchmark": "VerilogEval S2R",
         
     | 
| 546 | 
         
            +
                    "Task": "Synthesis (SYN)",
         
     | 
| 547 | 
         
            +
                    "Result": 64.74,
         
     | 
| 548 | 
         
            +
                    "Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct",
         
     | 
| 549 | 
         
            +
                    "Params": 480,
         
     | 
| 550 | 
         
            +
                    "Release": "V1"
         
     | 
| 551 | 
         
            +
                },
         
     | 
| 552 | 
         
            +
                {
         
     | 
| 553 | 
         
            +
                    "Model": "Qwen3 Coder 480B A35B",
         
     | 
| 554 | 
         
            +
                    "Model Type": "Coding",
         
     | 
| 555 | 
         
            +
                    "Benchmark": "RTLLM",
         
     | 
| 556 | 
         
            +
                    "Task": "Synthesis (SYN)",
         
     | 
| 557 | 
         
            +
                    "Result": 53.62,
         
     | 
| 558 | 
         
            +
                    "Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct",
         
     | 
| 559 | 
         
            +
                    "Params": 480,
         
     | 
| 560 | 
         
            +
                    "Release": "V1"
         
     | 
| 561 | 
         
            +
                },
         
     | 
| 562 | 
         
            +
                {
         
     | 
| 563 | 
         
            +
                    "Model": "Qwen3 Coder 480B A35B",
         
     | 
| 564 | 
         
            +
                    "Model Type": "Coding",
         
     | 
| 565 | 
         
            +
                    "Benchmark": "VerilogEval S2R",
         
     | 
| 566 | 
         
            +
                    "Task": "Power",
         
     | 
| 567 | 
         
            +
                    "Result": 64.09,
         
     | 
| 568 | 
         
            +
                    "Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct",
         
     | 
| 569 | 
         
            +
                    "Params": 480,
         
     | 
| 570 | 
         
            +
                    "Release": "V1"
         
     | 
| 571 | 
         
            +
                },
         
     | 
| 572 | 
         
            +
                {
         
     | 
| 573 | 
         
            +
                    "Model": "Qwen3 Coder 480B A35B",
         
     | 
| 574 | 
         
            +
                    "Model Type": "Coding",
         
     | 
| 575 | 
         
            +
                    "Benchmark": "RTLLM",
         
     | 
| 576 | 
         
            +
                    "Task": "Power",
         
     | 
| 577 | 
         
            +
                    "Result": 52.85,
         
     | 
| 578 | 
         
            +
                    "Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct",
         
     | 
| 579 | 
         
            +
                    "Params": 480,
         
     | 
| 580 | 
         
            +
                    "Release": "V1"
         
     | 
| 581 | 
         
            +
                },
         
     | 
| 582 | 
         
            +
                {
         
     | 
| 583 | 
         
            +
                    "Model": "Qwen3 Coder 480B A35B",
         
     | 
| 584 | 
         
            +
                    "Model Type": "Coding",
         
     | 
| 585 | 
         
            +
                    "Benchmark": "VerilogEval S2R",
         
     | 
| 586 | 
         
            +
                    "Task": "Performance",
         
     | 
| 587 | 
         
            +
                    "Result": 61.91,
         
     | 
| 588 | 
         
            +
                    "Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct",
         
     | 
| 589 | 
         
            +
                    "Params": 480,
         
     | 
| 590 | 
         
            +
                    "Release": "V1"
         
     | 
| 591 | 
         
            +
                },
         
     | 
| 592 | 
         
            +
                {
         
     | 
| 593 | 
         
            +
                    "Model": "Qwen3 Coder 480B A35B",
         
     | 
| 594 | 
         
            +
                    "Model Type": "Coding",
         
     | 
| 595 | 
         
            +
                    "Benchmark": "RTLLM",
         
     | 
| 596 | 
         
            +
                    "Task": "Performance",
         
     | 
| 597 | 
         
            +
                    "Result": 53.03,
         
     | 
| 598 | 
         
            +
                    "Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct",
         
     | 
| 599 | 
         
            +
                    "Params": 480,
         
     | 
| 600 | 
         
            +
                    "Release": "V1"
         
     | 
| 601 | 
         
            +
                },
         
     | 
| 602 | 
         
            +
                {
         
     | 
| 603 | 
         
            +
                    "Model": "Qwen3 Coder 480B A35B",
         
     | 
| 604 | 
         
            +
                    "Model Type": "Coding",
         
     | 
| 605 | 
         
            +
                    "Benchmark": "VerilogEval S2R",
         
     | 
| 606 | 
         
            +
                    "Task": "Area",
         
     | 
| 607 | 
         
            +
                    "Result": 62.93,
         
     | 
| 608 | 
         
            +
                    "Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct",
         
     | 
| 609 | 
         
            +
                    "Params": 480,
         
     | 
| 610 | 
         
            +
                    "Release": "V1"
         
     | 
| 611 | 
         
            +
                },
         
     | 
| 612 | 
         
            +
                {
         
     | 
| 613 | 
         
            +
                    "Model": "Qwen3 Coder 480B A35B",
         
     | 
| 614 | 
         
            +
                    "Model Type": "Coding",
         
     | 
| 615 | 
         
            +
                    "Benchmark": "RTLLM",
         
     | 
| 616 | 
         
            +
                    "Task": "Area",
         
     | 
| 617 | 
         
            +
                    "Result": 51.81,
         
     | 
| 618 | 
         
            +
                    "Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct",
         
     | 
| 619 | 
         
            +
                    "Params": 480,
         
     | 
| 620 | 
         
            +
                    "Release": "V1"
         
     | 
| 621 | 
         
            +
                },
         
     | 
| 622 | 
         
            +
                {
         
     | 
| 623 | 
         
            +
                    "Model": "Qwen3 Coder 480B A35B",
         
     | 
| 624 | 
         
            +
                    "Model Type": "Coding",
         
     | 
| 625 | 
         
            +
                    "Benchmark": "RTL-Repo",
         
     | 
| 626 | 
         
            +
                    "Task": "Exact Matching (EM)",
         
     | 
| 627 | 
         
            +
                    "Result": 38.88,
         
     | 
| 628 | 
         
            +
                    "Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct",
         
     | 
| 629 | 
         
            +
                    "Params": 480,
         
     | 
| 630 | 
         
            +
                    "Release": "V1"
         
     | 
| 631 | 
         
            +
                },
         
     | 
| 632 | 
         
            +
                {
         
     | 
| 633 | 
         
            +
                    "Model": "Qwen3 Coder 480B A35B",
         
     | 
| 634 | 
         
            +
                    "Model Type": "Coding",
         
     | 
| 635 | 
         
            +
                    "Benchmark": "VerilogEval MC",
         
     | 
| 636 | 
         
            +
                    "Task": "Syntax (STX)",
         
     | 
| 637 | 
         
            +
                    "Result": 84.1,
         
     | 
| 638 | 
         
            +
                    "Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct",
         
     | 
| 639 | 
         
            +
                    "Params": 480,
         
     | 
| 640 | 
         
            +
                    "Release": "V1"
         
     | 
| 641 | 
         
            +
                },
         
     | 
| 642 | 
         
            +
                {
         
     | 
| 643 | 
         
            +
                    "Model": "Qwen3 Coder 480B A35B",
         
     | 
| 644 | 
         
            +
                    "Model Type": "Coding",
         
     | 
| 645 | 
         
            +
                    "Benchmark": "VeriGen",
         
     | 
| 646 | 
         
            +
                    "Task": "Syntax (STX)",
         
     | 
| 647 | 
         
            +
                    "Result": 100.0,
         
     | 
| 648 | 
         
            +
                    "Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct",
         
     | 
| 649 | 
         
            +
                    "Params": 480,
         
     | 
| 650 | 
         
            +
                    "Release": "V1"
         
     | 
| 651 | 
         
            +
                },
         
     | 
| 652 | 
         
            +
                {
         
     | 
| 653 | 
         
            +
                    "Model": "Qwen3 Coder 480B A35B",
         
     | 
| 654 | 
         
            +
                    "Model Type": "Coding",
         
     | 
| 655 | 
         
            +
                    "Benchmark": "VerilogEval MC",
         
     | 
| 656 | 
         
            +
                    "Task": "Functionality (FNC)",
         
     | 
| 657 | 
         
            +
                    "Result": 58.85,
         
     | 
| 658 | 
         
            +
                    "Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct",
         
     | 
| 659 | 
         
            +
                    "Params": 480,
         
     | 
| 660 | 
         
            +
                    "Release": "V1"
         
     | 
| 661 | 
         
            +
                },
         
     | 
| 662 | 
         
            +
                {
         
     | 
| 663 | 
         
            +
                    "Model": "Qwen3 Coder 480B A35B",
         
     | 
| 664 | 
         
            +
                    "Model Type": "Coding",
         
     | 
| 665 | 
         
            +
                    "Benchmark": "VeriGen",
         
     | 
| 666 | 
         
            +
                    "Task": "Functionality (FNC)",
         
     | 
| 667 | 
         
            +
                    "Result": 75.29,
         
     | 
| 668 | 
         
            +
                    "Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct",
         
     | 
| 669 | 
         
            +
                    "Params": 480,
         
     | 
| 670 | 
         
            +
                    "Release": "V1"
         
     | 
| 671 | 
         
            +
                },
         
     | 
| 672 | 
         
            +
                {
         
     | 
| 673 | 
         
            +
                    "Model": "Qwen3 Coder 480B A35B",
         
     | 
| 674 | 
         
            +
                    "Model Type": "Coding",
         
     | 
| 675 | 
         
            +
                    "Benchmark": "VerilogEval MC",
         
     | 
| 676 | 
         
            +
                    "Task": "Synthesis (SYN)",
         
     | 
| 677 | 
         
            +
                    "Result": 58.46,
         
     | 
| 678 | 
         
            +
                    "Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct",
         
     | 
| 679 | 
         
            +
                    "Params": 480,
         
     | 
| 680 | 
         
            +
                    "Release": "V1"
         
     | 
| 681 | 
         
            +
                },
         
     | 
| 682 | 
         
            +
                {
         
     | 
| 683 | 
         
            +
                    "Model": "Qwen3 Coder 480B A35B",
         
     | 
| 684 | 
         
            +
                    "Model Type": "Coding",
         
     | 
| 685 | 
         
            +
                    "Benchmark": "VeriGen",
         
     | 
| 686 | 
         
            +
                    "Task": "Synthesis (SYN)",
         
     | 
| 687 | 
         
            +
                    "Result": 75.29,
         
     | 
| 688 | 
         
            +
                    "Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct",
         
     | 
| 689 | 
         
            +
                    "Params": 480,
         
     | 
| 690 | 
         
            +
                    "Release": "V1"
         
     | 
| 691 | 
         
            +
                },
         
     | 
| 692 | 
         
            +
                {
         
     | 
| 693 | 
         
            +
                    "Model": "Qwen3 Coder 480B A35B",
         
     | 
| 694 | 
         
            +
                    "Model Type": "Coding",
         
     | 
| 695 | 
         
            +
                    "Benchmark": "VerilogEval MC",
         
     | 
| 696 | 
         
            +
                    "Task": "Power",
         
     | 
| 697 | 
         
            +
                    "Result": 57.05,
         
     | 
| 698 | 
         
            +
                    "Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct",
         
     | 
| 699 | 
         
            +
                    "Params": 480,
         
     | 
| 700 | 
         
            +
                    "Release": "V1"
         
     | 
| 701 | 
         
            +
                },
         
     | 
| 702 | 
         
            +
                {
         
     | 
| 703 | 
         
            +
                    "Model": "Qwen3 Coder 480B A35B",
         
     | 
| 704 | 
         
            +
                    "Model Type": "Coding",
         
     | 
| 705 | 
         
            +
                    "Benchmark": "VeriGen",
         
     | 
| 706 | 
         
            +
                    "Task": "Power",
         
     | 
| 707 | 
         
            +
                    "Result": 69.63,
         
     | 
| 708 | 
         
            +
                    "Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct",
         
     | 
| 709 | 
         
            +
                    "Params": 480,
         
     | 
| 710 | 
         
            +
                    "Release": "V1"
         
     | 
| 711 | 
         
            +
                },
         
     | 
| 712 | 
         
            +
                {
         
     | 
| 713 | 
         
            +
                    "Model": "Qwen3 Coder 480B A35B",
         
     | 
| 714 | 
         
            +
                    "Model Type": "Coding",
         
     | 
| 715 | 
         
            +
                    "Benchmark": "VerilogEval MC",
         
     | 
| 716 | 
         
            +
                    "Task": "Performance",
         
     | 
| 717 | 
         
            +
                    "Result": 55.54,
         
     | 
| 718 | 
         
            +
                    "Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct",
         
     | 
| 719 | 
         
            +
                    "Params": 480,
         
     | 
| 720 | 
         
            +
                    "Release": "V1"
         
     | 
| 721 | 
         
            +
                },
         
     | 
| 722 | 
         
            +
                {
         
     | 
| 723 | 
         
            +
                    "Model": "Qwen3 Coder 480B A35B",
         
     | 
| 724 | 
         
            +
                    "Model Type": "Coding",
         
     | 
| 725 | 
         
            +
                    "Benchmark": "VeriGen",
         
     | 
| 726 | 
         
            +
                    "Task": "Performance",
         
     | 
| 727 | 
         
            +
                    "Result": 73.95,
         
     | 
| 728 | 
         
            +
                    "Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct",
         
     | 
| 729 | 
         
            +
                    "Params": 480,
         
     | 
| 730 | 
         
            +
                    "Release": "V1"
         
     | 
| 731 | 
         
            +
                },
         
     | 
| 732 | 
         
            +
                {
         
     | 
| 733 | 
         
            +
                    "Model": "Qwen3 Coder 480B A35B",
         
     | 
| 734 | 
         
            +
                    "Model Type": "Coding",
         
     | 
| 735 | 
         
            +
                    "Benchmark": "VerilogEval MC",
         
     | 
| 736 | 
         
            +
                    "Task": "Area",
         
     | 
| 737 | 
         
            +
                    "Result": 55.79,
         
     | 
| 738 | 
         
            +
                    "Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct",
         
     | 
| 739 | 
         
            +
                    "Params": 480,
         
     | 
| 740 | 
         
            +
                    "Release": "V1"
         
     | 
| 741 | 
         
            +
                },
         
     | 
| 742 | 
         
            +
                {
         
     | 
| 743 | 
         
            +
                    "Model": "Qwen3 Coder 480B A35B",
         
     | 
| 744 | 
         
            +
                    "Model Type": "Coding",
         
     | 
| 745 | 
         
            +
                    "Benchmark": "VeriGen",
         
     | 
| 746 | 
         
            +
                    "Task": "Area",
         
     | 
| 747 | 
         
            +
                    "Result": 76.76,
         
     | 
| 748 | 
         
            +
                    "Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct",
         
     | 
| 749 | 
         
            +
                    "Params": 480,
         
     | 
| 750 | 
         
            +
                    "Release": "V1"
         
     | 
| 751 | 
         
            +
                },
         
     | 
| 752 | 
         
             
                {
         
     | 
| 753 | 
         
             
                    "Model": "Llama 3.1 405B",
         
     | 
| 754 | 
         
             
                    "Model Type": "General",
         
     | 
| 
         | 
|
| 2249 | 
         
             
                    "Params": 32.5,
         
     | 
| 2250 | 
         
             
                    "Release": "V1"
         
     | 
| 2251 | 
         
             
                },
         
     | 
| 2252 | 
         
            +
                {
         
     | 
| 2253 | 
         
            +
                    "Model": "Magistral Small 2506",
         
     | 
| 2254 | 
         
            +
                    "Model Type": "General",
         
     | 
| 2255 | 
         
            +
                    "Benchmark": "VerilogEval S2R",
         
     | 
| 2256 | 
         
            +
                    "Task": "Syntax (STX)",
         
     | 
| 2257 | 
         
            +
                    "Result": 63.85,
         
     | 
| 2258 | 
         
            +
                    "Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506",
         
     | 
| 2259 | 
         
            +
                    "Params": 23.6,
         
     | 
| 2260 | 
         
            +
                    "Release": "V2"
         
     | 
| 2261 | 
         
            +
                },
         
     | 
| 2262 | 
         
            +
                {
         
     | 
| 2263 | 
         
            +
                    "Model": "Magistral Small 2506",
         
     | 
| 2264 | 
         
            +
                    "Model Type": "General",
         
     | 
| 2265 | 
         
            +
                    "Benchmark": "RTLLM",
         
     | 
| 2266 | 
         
            +
                    "Task": "Syntax (STX)",
         
     | 
| 2267 | 
         
            +
                    "Result": 71.91,
         
     | 
| 2268 | 
         
            +
                    "Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506",
         
     | 
| 2269 | 
         
            +
                    "Params": 23.6,
         
     | 
| 2270 | 
         
            +
                    "Release": "V2"
         
     | 
| 2271 | 
         
            +
                },
         
     | 
| 2272 | 
         
            +
                {
         
     | 
| 2273 | 
         
            +
                    "Model": "Magistral Small 2506",
         
     | 
| 2274 | 
         
            +
                    "Model Type": "General",
         
     | 
| 2275 | 
         
            +
                    "Benchmark": "VerilogEval S2R",
         
     | 
| 2276 | 
         
            +
                    "Task": "Functionality (FNC)",
         
     | 
| 2277 | 
         
            +
                    "Result": 42.95,
         
     | 
| 2278 | 
         
            +
                    "Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506",
         
     | 
| 2279 | 
         
            +
                    "Params": 23.6,
         
     | 
| 2280 | 
         
            +
                    "Release": "V1"
         
     | 
| 2281 | 
         
            +
                },
         
     | 
| 2282 | 
         
            +
                {
         
     | 
| 2283 | 
         
            +
                    "Model": "Magistral Small 2506",
         
     | 
| 2284 | 
         
            +
                    "Model Type": "General",
         
     | 
| 2285 | 
         
            +
                    "Benchmark": "RTLLM",
         
     | 
| 2286 | 
         
            +
                    "Task": "Functionality (FNC)",
         
     | 
| 2287 | 
         
            +
                    "Result": 43.4,
         
     | 
| 2288 | 
         
            +
                    "Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506",
         
     | 
| 2289 | 
         
            +
                    "Params": 23.6,
         
     | 
| 2290 | 
         
            +
                    "Release": "V1"
         
     | 
| 2291 | 
         
            +
                },
         
     | 
| 2292 | 
         
            +
                {
         
     | 
| 2293 | 
         
            +
                    "Model": "Magistral Small 2506",
         
     | 
| 2294 | 
         
            +
                    "Model Type": "General",
         
     | 
| 2295 | 
         
            +
                    "Benchmark": "VerilogEval S2R",
         
     | 
| 2296 | 
         
            +
                    "Task": "Synthesis (SYN)",
         
     | 
| 2297 | 
         
            +
                    "Result": 42.44,
         
     | 
| 2298 | 
         
            +
                    "Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506",
         
     | 
| 2299 | 
         
            +
                    "Params": 23.6,
         
     | 
| 2300 | 
         
            +
                    "Release": "V1"
         
     | 
| 2301 | 
         
            +
                },
         
     | 
| 2302 | 
         
            +
                {
         
     | 
| 2303 | 
         
            +
                    "Model": "Magistral Small 2506",
         
     | 
| 2304 | 
         
            +
                    "Model Type": "General",
         
     | 
| 2305 | 
         
            +
                    "Benchmark": "RTLLM",
         
     | 
| 2306 | 
         
            +
                    "Task": "Synthesis (SYN)",
         
     | 
| 2307 | 
         
            +
                    "Result": 37.45,
         
     | 
| 2308 | 
         
            +
                    "Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506",
         
     | 
| 2309 | 
         
            +
                    "Params": 23.6,
         
     | 
| 2310 | 
         
            +
                    "Release": "V1"
         
     | 
| 2311 | 
         
            +
                },
         
     | 
| 2312 | 
         
            +
                {
         
     | 
| 2313 | 
         
            +
                    "Model": "Magistral Small 2506",
         
     | 
| 2314 | 
         
            +
                    "Model Type": "General",
         
     | 
| 2315 | 
         
            +
                    "Benchmark": "VerilogEval S2R",
         
     | 
| 2316 | 
         
            +
                    "Task": "Power",
         
     | 
| 2317 | 
         
            +
                    "Result": 41.39,
         
     | 
| 2318 | 
         
            +
                    "Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506",
         
     | 
| 2319 | 
         
            +
                    "Params": 23.6,
         
     | 
| 2320 | 
         
            +
                    "Release": "V1"
         
     | 
| 2321 | 
         
            +
                },
         
     | 
| 2322 | 
         
            +
                {
         
     | 
| 2323 | 
         
            +
                    "Model": "Magistral Small 2506",
         
     | 
| 2324 | 
         
            +
                    "Model Type": "General",
         
     | 
| 2325 | 
         
            +
                    "Benchmark": "RTLLM",
         
     | 
| 2326 | 
         
            +
                    "Task": "Power",
         
     | 
| 2327 | 
         
            +
                    "Result": 43.36,
         
     | 
| 2328 | 
         
            +
                    "Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506",
         
     | 
| 2329 | 
         
            +
                    "Params": 23.6,
         
     | 
| 2330 | 
         
            +
                    "Release": "V1"
         
     | 
| 2331 | 
         
            +
                },
         
     | 
| 2332 | 
         
            +
                {
         
     | 
| 2333 | 
         
            +
                    "Model": "Magistral Small 2506",
         
     | 
| 2334 | 
         
            +
                    "Model Type": "General",
         
     | 
| 2335 | 
         
            +
                    "Benchmark": "VerilogEval S2R",
         
     | 
| 2336 | 
         
            +
                    "Task": "Performance",
         
     | 
| 2337 | 
         
            +
                    "Result": 40.09,
         
     | 
| 2338 | 
         
            +
                    "Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506",
         
     | 
| 2339 | 
         
            +
                    "Params": 23.6,
         
     | 
| 2340 | 
         
            +
                    "Release": "V1"
         
     | 
| 2341 | 
         
            +
                },
         
     | 
| 2342 | 
         
            +
                {
         
     | 
| 2343 | 
         
            +
                    "Model": "Magistral Small 2506",
         
     | 
| 2344 | 
         
            +
                    "Model Type": "General",
         
     | 
| 2345 | 
         
            +
                    "Benchmark": "RTLLM",
         
     | 
| 2346 | 
         
            +
                    "Task": "Performance",
         
     | 
| 2347 | 
         
            +
                    "Result": 37.44,
         
     | 
| 2348 | 
         
            +
                    "Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506",
         
     | 
| 2349 | 
         
            +
                    "Params": 23.6,
         
     | 
| 2350 | 
         
            +
                    "Release": "V1"
         
     | 
| 2351 | 
         
            +
                },
         
     | 
| 2352 | 
         
            +
                {
         
     | 
| 2353 | 
         
            +
                    "Model": "Magistral Small 2506",
         
     | 
| 2354 | 
         
            +
                    "Model Type": "General",
         
     | 
| 2355 | 
         
            +
                    "Benchmark": "VerilogEval S2R",
         
     | 
| 2356 | 
         
            +
                    "Task": "Area",
         
     | 
| 2357 | 
         
            +
                    "Result": 41.39,
         
     | 
| 2358 | 
         
            +
                    "Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506",
         
     | 
| 2359 | 
         
            +
                    "Params": 23.6,
         
     | 
| 2360 | 
         
            +
                    "Release": "V1"
         
     | 
| 2361 | 
         
            +
                },
         
     | 
| 2362 | 
         
            +
                {
         
     | 
| 2363 | 
         
            +
                    "Model": "Magistral Small 2506",
         
     | 
| 2364 | 
         
            +
                    "Model Type": "General",
         
     | 
| 2365 | 
         
            +
                    "Benchmark": "RTLLM",
         
     | 
| 2366 | 
         
            +
                    "Task": "Area",
         
     | 
| 2367 | 
         
            +
                    "Result": 40.32,
         
     | 
| 2368 | 
         
            +
                    "Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506",
         
     | 
| 2369 | 
         
            +
                    "Params": 23.6,
         
     | 
| 2370 | 
         
            +
                    "Release": "V1"
         
     | 
| 2371 | 
         
            +
                },
         
     | 
| 2372 | 
         
            +
                {
         
     | 
| 2373 | 
         
            +
                    "Model": "Magistral Small 2506",
         
     | 
| 2374 | 
         
            +
                    "Model Type": "General",
         
     | 
| 2375 | 
         
            +
                    "Benchmark": "RTL-Repo",
         
     | 
| 2376 | 
         
            +
                    "Task": "Exact Matching (EM)",
         
     | 
| 2377 | 
         
            +
                    "Result": -1.0,
         
     | 
| 2378 | 
         
            +
                    "Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506",
         
     | 
| 2379 | 
         
            +
                    "Params": 23.6,
         
     | 
| 2380 | 
         
            +
                    "Release": "V1"
         
     | 
| 2381 | 
         
            +
                },
         
     | 
| 2382 | 
         
            +
                {
         
     | 
| 2383 | 
         
            +
                    "Model": "Magistral Small 2506",
         
     | 
| 2384 | 
         
            +
                    "Model Type": "General",
         
     | 
| 2385 | 
         
            +
                    "Benchmark": "VerilogEval MC",
         
     | 
| 2386 | 
         
            +
                    "Task": "Syntax (STX)",
         
     | 
| 2387 | 
         
            +
                    "Result": 31.28,
         
     | 
| 2388 | 
         
            +
                    "Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506",
         
     | 
| 2389 | 
         
            +
                    "Params": 23.6,
         
     | 
| 2390 | 
         
            +
                    "Release": "V1"
         
     | 
| 2391 | 
         
            +
                },
         
     | 
| 2392 | 
         
            +
                {
         
     | 
| 2393 | 
         
            +
                    "Model": "Magistral Small 2506",
         
     | 
| 2394 | 
         
            +
                    "Model Type": "General",
         
     | 
| 2395 | 
         
            +
                    "Benchmark": "VeriGen",
         
     | 
| 2396 | 
         
            +
                    "Task": "Syntax (STX)",
         
     | 
| 2397 | 
         
            +
                    "Result": 68.24,
         
     | 
| 2398 | 
         
            +
                    "Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506",
         
     | 
| 2399 | 
         
            +
                    "Params": 23.6,
         
     | 
| 2400 | 
         
            +
                    "Release": "V1"
         
     | 
| 2401 | 
         
            +
                },
         
     | 
| 2402 | 
         
            +
                {
         
     | 
| 2403 | 
         
            +
                    "Model": "Magistral Small 2506",
         
     | 
| 2404 | 
         
            +
                    "Model Type": "General",
         
     | 
| 2405 | 
         
            +
                    "Benchmark": "VerilogEval MC",
         
     | 
| 2406 | 
         
            +
                    "Task": "Functionality (FNC)",
         
     | 
| 2407 | 
         
            +
                    "Result": 20.9,
         
     | 
| 2408 | 
         
            +
                    "Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506",
         
     | 
| 2409 | 
         
            +
                    "Params": 23.6,
         
     | 
| 2410 | 
         
            +
                    "Release": "V1"
         
     | 
| 2411 | 
         
            +
                },
         
     | 
| 2412 | 
         
            +
                {
         
     | 
| 2413 | 
         
            +
                    "Model": "Magistral Small 2506",
         
     | 
| 2414 | 
         
            +
                    "Model Type": "General",
         
     | 
| 2415 | 
         
            +
                    "Benchmark": "VeriGen",
         
     | 
| 2416 | 
         
            +
                    "Task": "Functionality (FNC)",
         
     | 
| 2417 | 
         
            +
                    "Result": 50.59,
         
     | 
| 2418 | 
         
            +
                    "Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506",
         
     | 
| 2419 | 
         
            +
                    "Params": 23.6,
         
     | 
| 2420 | 
         
            +
                    "Release": "V1"
         
     | 
| 2421 | 
         
            +
                },
         
     | 
| 2422 | 
         
            +
                {
         
     | 
| 2423 | 
         
            +
                    "Model": "Magistral Small 2506",
         
     | 
| 2424 | 
         
            +
                    "Model Type": "General",
         
     | 
| 2425 | 
         
            +
                    "Benchmark": "VerilogEval MC",
         
     | 
| 2426 | 
         
            +
                    "Task": "Synthesis (SYN)",
         
     | 
| 2427 | 
         
            +
                    "Result": 20.77,
         
     | 
| 2428 | 
         
            +
                    "Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506",
         
     | 
| 2429 | 
         
            +
                    "Params": 23.6,
         
     | 
| 2430 | 
         
            +
                    "Release": "V1"
         
     | 
| 2431 | 
         
            +
                },
         
     | 
| 2432 | 
         
            +
                {
         
     | 
| 2433 | 
         
            +
                    "Model": "Magistral Small 2506",
         
     | 
| 2434 | 
         
            +
                    "Model Type": "General",
         
     | 
| 2435 | 
         
            +
                    "Benchmark": "VeriGen",
         
     | 
| 2436 | 
         
            +
                    "Task": "Synthesis (SYN)",
         
     | 
| 2437 | 
         
            +
                    "Result": 49.41,
         
     | 
| 2438 | 
         
            +
                    "Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506",
         
     | 
| 2439 | 
         
            +
                    "Params": 23.6,
         
     | 
| 2440 | 
         
            +
                    "Release": "V1"
         
     | 
| 2441 | 
         
            +
                },
         
     | 
| 2442 | 
         
            +
                {
         
     | 
| 2443 | 
         
            +
                    "Model": "Magistral Small 2506",
         
     | 
| 2444 | 
         
            +
                    "Model Type": "General",
         
     | 
| 2445 | 
         
            +
                    "Benchmark": "VerilogEval MC",
         
     | 
| 2446 | 
         
            +
                    "Task": "Power",
         
     | 
| 2447 | 
         
            +
                    "Result": 20.11,
         
     | 
| 2448 | 
         
            +
                    "Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506",
         
     | 
| 2449 | 
         
            +
                    "Params": 23.6,
         
     | 
| 2450 | 
         
            +
                    "Release": "V1"
         
     | 
| 2451 | 
         
            +
                },
         
     | 
| 2452 | 
         
            +
                {
         
     | 
| 2453 | 
         
            +
                    "Model": "Magistral Small 2506",
         
     | 
| 2454 | 
         
            +
                    "Model Type": "General",
         
     | 
| 2455 | 
         
            +
                    "Benchmark": "VeriGen",
         
     | 
| 2456 | 
         
            +
                    "Task": "Power",
         
     | 
| 2457 | 
         
            +
                    "Result": 41.59,
         
     | 
| 2458 | 
         
            +
                    "Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506",
         
     | 
| 2459 | 
         
            +
                    "Params": 23.6,
         
     | 
| 2460 | 
         
            +
                    "Release": "V1"
         
     | 
| 2461 | 
         
            +
                },
         
     | 
| 2462 | 
         
            +
                {
         
     | 
| 2463 | 
         
            +
                    "Model": "Magistral Small 2506",
         
     | 
| 2464 | 
         
            +
                    "Model Type": "General",
         
     | 
| 2465 | 
         
            +
                    "Benchmark": "VerilogEval MC",
         
     | 
| 2466 | 
         
            +
                    "Task": "Performance",
         
     | 
| 2467 | 
         
            +
                    "Result": 19.61,
         
     | 
| 2468 | 
         
            +
                    "Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506",
         
     | 
| 2469 | 
         
            +
                    "Params": 23.6,
         
     | 
| 2470 | 
         
            +
                    "Release": "V1"
         
     | 
| 2471 | 
         
            +
                },
         
     | 
| 2472 | 
         
            +
                {
         
     | 
| 2473 | 
         
            +
                    "Model": "Magistral Small 2506",
         
     | 
| 2474 | 
         
            +
                    "Model Type": "General",
         
     | 
| 2475 | 
         
            +
                    "Benchmark": "VeriGen",
         
     | 
| 2476 | 
         
            +
                    "Task": "Performance",
         
     | 
| 2477 | 
         
            +
                    "Result": 48.97,
         
     | 
| 2478 | 
         
            +
                    "Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506",
         
     | 
| 2479 | 
         
            +
                    "Params": 23.6,
         
     | 
| 2480 | 
         
            +
                    "Release": "V1"
         
     | 
| 2481 | 
         
            +
                },
         
     | 
| 2482 | 
         
            +
                {
         
     | 
| 2483 | 
         
            +
                    "Model": "Magistral Small 2506",
         
     | 
| 2484 | 
         
            +
                    "Model Type": "General",
         
     | 
| 2485 | 
         
            +
                    "Benchmark": "VerilogEval MC",
         
     | 
| 2486 | 
         
            +
                    "Task": "Area",
         
     | 
| 2487 | 
         
            +
                    "Result": 20.16,
         
     | 
| 2488 | 
         
            +
                    "Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506",
         
     | 
| 2489 | 
         
            +
                    "Params": 23.6,
         
     | 
| 2490 | 
         
            +
                    "Release": "V1"
         
     | 
| 2491 | 
         
            +
                },
         
     | 
| 2492 | 
         
            +
                {
         
     | 
| 2493 | 
         
            +
                    "Model": "Magistral Small 2506",
         
     | 
| 2494 | 
         
            +
                    "Model Type": "General",
         
     | 
| 2495 | 
         
            +
                    "Benchmark": "VeriGen",
         
     | 
| 2496 | 
         
            +
                    "Task": "Area",
         
     | 
| 2497 | 
         
            +
                    "Result": 50.07,
         
     | 
| 2498 | 
         
            +
                    "Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506",
         
     | 
| 2499 | 
         
            +
                    "Params": 23.6,
         
     | 
| 2500 | 
         
            +
                    "Release": "V1"
         
     | 
| 2501 | 
         
            +
                },
         
     | 
| 2502 | 
         
             
                {
         
     | 
| 2503 | 
         
             
                    "Model": "StarChat2 15B v0.1",
         
     | 
| 2504 | 
         
             
                    "Model Type": "General",
         
     | 
| 
         | 
|
| 7499 | 
         
             
                    "Params": 6.74,
         
     | 
| 7500 | 
         
             
                    "Release": "V1"
         
     | 
| 7501 | 
         
             
                }
         
     | 
| 7502 | 
         
            +
            ]
         
     | 
    	
        results/results_v3_mlcad_icarus.csv
    ADDED
    
    | 
         @@ -0,0 +1,63 @@ 
     | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
| 
         | 
|
| 1 | 
         
            +
            ,Syntax (STX),Syntax (STX),Functionality (FNC),Functionality (FNC),Synthesis (SYN),Synthesis (SYN),Power,Power,Performance,Performance,Area,Area,EM,Syntax (STX),Syntax (STX),Functionality (FNC),Functionality (FNC),Synthesis (SYN),Synthesis (SYN),Power,Power,Performance,Performance,Area,Area
         
     | 
| 2 | 
         
            +
            ,VerilogEval S2R,RTLLM,VerilogEval S2R,RTLLM,VerilogEval S2R,RTLLM,VerilogEval S2R,RTLLM,VerilogEval S2R,RTLLM,VerilogEval S2R,RTLLM,RTL-Repo,VerilogEval MC,VeriGen,VerilogEval MC,VeriGen,VerilogEval MC,VeriGen,VerilogEval MC,VeriGen,VerilogEval MC,VeriGen,VerilogEval MC,VeriGen
         
     | 
| 3 | 
         
            +
            DeepSeek R1-0528,96.150000000000006,86.120000000000005,81.540000000000006,64.900000000000006,81.280000000000001,64.489999999999995,79.150000000000006,73.329999999999998,78.090000000000003,65.640000000000001,79.280000000000001,71.150000000000006,-1,95.379999999999995,91.760000000000005,81.540000000000006,74.120000000000005,81.409999999999997,74.120000000000005,80.269999999999996,63.859999999999999,78.689999999999998,74.049999999999997,79.989999999999995,77.010000000000005
         
     | 
| 4 | 
         
            +
            DeepSeek R1,97.180000000000007,89.799999999999997,79.739999999999995,65.709999999999994,79.620000000000005,63.270000000000003,78.329999999999998,71.340000000000003,76.489999999999995,64.060000000000002,78.189999999999998,70.079999999999998,-1,97.439999999999998,96.469999999999999,79.489999999999995,74.120000000000005,79.489999999999995,74.120000000000005,78.269999999999996,64.340000000000003,76.430000000000007,74.290000000000006,77.959999999999994,77.120000000000005
         
     | 
| 5 | 
         
            +
            Qwen3 Coder 480B A35B,96.409999999999997,86.379999999999995,65.379999999999995,59.57,64.739999999999995,53.619999999999997,64.090000000000003,52.850000000000001,61.909999999999997,53.030000000000001,62.93,51.810000000000002,38.880000000000003,84.099999999999994,100,58.850000000000001,75.290000000000006,58.460000000000001,75.290000000000006,57.049999999999997,69.629999999999995,55.539999999999999,73.950000000000003,55.789999999999999,76.760000000000005
         
     | 
| 6 | 
         
            +
            Llama 3.1 405B,87.439999999999998,77.140000000000001,58.969999999999999,45.710000000000001,58.850000000000001,41.630000000000003,57.579999999999998,50.880000000000003,55.93,32.439999999999998,56.130000000000003,43.450000000000003,34.619999999999997,88.590000000000003,95.290000000000006,56.149999999999999,58.82,55.899999999999999,58.82,55.130000000000003,55.100000000000001,53.450000000000003,58.399999999999999,54.479999999999997,61.200000000000003
         
     | 
| 7 | 
         
            +
            Qwen3 236B A22B,91.280000000000001,73.879999999999995,76.920000000000002,51.43,76.790000000000006,48.57,75.25,54.609999999999999,73.560000000000002,46.369999999999997,75.670000000000002,50.469999999999999,41.939999999999998,82.180000000000007,87.060000000000002,69.620000000000005,62.350000000000001,69.620000000000005,62.350000000000001,69.040000000000006,54.630000000000003,66.890000000000001,62.630000000000003,69.150000000000006,62.780000000000001
         
     | 
| 8 | 
         
            +
            Qwen2.5 72B,82.180000000000007,79.590000000000003,52.439999999999998,45.310000000000002,51.920000000000002,44.079999999999998,51.829999999999998,46.469999999999999,48.75,45.399999999999999,50.090000000000003,47.649999999999999,37.439999999999998,80.900000000000006,84.709999999999994,52.950000000000003,47.060000000000002,52.689999999999998,47.060000000000002,51.659999999999997,47.590000000000003,49.369999999999997,46.960000000000001,51.18,47.700000000000003
         
     | 
| 9 | 
         
            +
            Llama 3.(1-3) 70B,66.150000000000006,73.879999999999995,40.640000000000001,42.450000000000003,40.640000000000001,39.18,40.460000000000001,40.810000000000002,38.079999999999998,38.140000000000001,39.859999999999999,39.649999999999999,28.719999999999999,84.739999999999995,89.409999999999997,41.670000000000002,65.879999999999995,41.670000000000002,64.709999999999994,41.380000000000003,63.469999999999999,39.75,64.689999999999998,41.359999999999999,64.709999999999994
         
     | 
| 10 | 
         
            +
            QwQ 32B,87.950000000000003,82.450000000000003,66.409999999999997,56.729999999999997,66.409999999999997,52.240000000000002,66.150000000000006,55.829999999999998,63.799999999999997,51.909999999999997,65.120000000000005,56.07,-1,58.969999999999999,68.239999999999995,40,52.939999999999998,39.619999999999997,52.939999999999998,39.399999999999999,51.469999999999999,37.530000000000001,52.93,39.100000000000001,53.390000000000001
         
     | 
| 11 | 
         
            +
            Qwen2.5 32B,88.590000000000003,84.079999999999998,52.560000000000002,50.200000000000003,52.18,46.119999999999997,52.32,49.729999999999997,49.43,46.43,50.82,50.43,28.93,93.209999999999994,85.879999999999995,41.539999999999999,45.880000000000003,41.539999999999999,45.880000000000003,41.310000000000002,43.560000000000002,40.479999999999997,46.079999999999998,41.229999999999997,45.369999999999997
         
     | 
| 12 | 
         
            +
            Magistral Small 2506,63.850000000000001,71.909999999999997,42.950000000000003,43.399999999999999,42.439999999999998,37.450000000000003,41.390000000000001,43.359999999999999,40.090000000000003,37.439999999999998,41.390000000000001,40.32,-1,31.280000000000001,68.239999999999995,20.899999999999999,50.590000000000003,20.77,49.409999999999997,20.109999999999999,41.590000000000003,19.609999999999999,48.969999999999999,20.16,50.07
         
     | 
| 13 | 
         
            +
            StarChat2 15B v0.1,88.459999999999994,84.900000000000006,37.950000000000003,44.490000000000002,37.950000000000003,44.079999999999998,37.560000000000002,46.950000000000003,35.299999999999997,43.219999999999999,37.189999999999998,46.649999999999999,13.42,79.739999999999995,92.939999999999998,36.409999999999997,63.530000000000001,36.030000000000001,63.530000000000001,36.079999999999998,58.060000000000002,34.909999999999997,63.259999999999998,35.759999999999998,64.560000000000002
         
     | 
| 14 | 
         
            +
            DeepSeek R1 Distill Qwen 14B,42.18,34.689999999999998,25.510000000000002,18.370000000000001,25.510000000000002,16.329999999999998,25.359999999999999,17.859999999999999,24.190000000000001,16.48,25.27,17.329999999999998,-1,45,44.710000000000001,25.640000000000001,28.239999999999998,25.260000000000002,28.239999999999998,24.789999999999999,24.710000000000001,23.48,28.140000000000001,24.629999999999999,28.350000000000001
         
     | 
| 15 | 
         
            +
            CodeLlama 70B,67.049999999999997,69.799999999999997,33.079999999999998,36.329999999999998,33.079999999999998,34.289999999999999,32.689999999999998,37.189999999999998,31.460000000000001,34.289999999999999,32.439999999999998,35.950000000000003,24.329999999999998,90.769999999999996,88.239999999999995,33.329999999999998,47.060000000000002,33.329999999999998,47.060000000000002,33.020000000000003,45.799999999999997,30.800000000000001,46.909999999999997,32.990000000000002,46.979999999999997
         
     | 
| 16 | 
         
            +
            DeepSeek Coder 33B,62.82,83.670000000000002,23.329999999999998,42.450000000000003,23.079999999999998,42.039999999999999,22.859999999999999,42.289999999999999,22.809999999999999,39.420000000000002,22.289999999999999,42.710000000000001,24.579999999999998,75.260000000000005,88.239999999999995,39.619999999999997,45.880000000000003,39.359999999999999,45.880000000000003,38.229999999999997,46.259999999999998,36.789999999999999,45.609999999999999,37.899999999999999,46.170000000000002
         
     | 
| 17 | 
         
            +
            QwenCoder 2.5 32B,87.180000000000007,77.959999999999994,45,43.270000000000003,44.869999999999997,43.270000000000003,44.25,46.82,43.030000000000001,43.200000000000003,43.759999999999998,45.420000000000002,31.07,83.719999999999999,87.060000000000002,45.640000000000001,54.119999999999997,45.130000000000003,54.119999999999997,44.590000000000003,54.549999999999997,43.009999999999998,54.009999999999998,44.549999999999997,55.009999999999998
         
     | 
| 18 | 
         
            +
            DeepCoder 14B,43.850000000000001,39.590000000000003,28.079999999999998,23.670000000000002,28.079999999999998,22.039999999999999,27.940000000000001,25,26.260000000000002,22,27.77,23.149999999999999,-1,61.920000000000002,48.240000000000002,34.100000000000001,32.939999999999998,33.719999999999999,32.939999999999998,33.700000000000003,30.469999999999999,32.170000000000002,32.840000000000003,33.670000000000002,32.909999999999997
         
     | 
| 19 | 
         
            +
            QwenCoder 2.5 14B,78.969999999999999,81.629999999999995,37.82,46.119999999999997,37.439999999999998,45.310000000000002,35.939999999999998,45.82,34.829999999999998,44.640000000000001,35.18,46.049999999999997,37.530000000000001,80,83.530000000000001,41.670000000000002,48.240000000000002,41.149999999999999,48.240000000000002,40.740000000000002,47.090000000000003,39.200000000000003,48.289999999999999,40.829999999999998,47.539999999999999
         
     | 
| 20 | 
         
            +
            SeedCoder 8B,91.409999999999997,85.310000000000002,53.460000000000001,47.350000000000001,53.329999999999998,46.530000000000001,52.859999999999999,49.420000000000002,50.619999999999997,45.600000000000001,51.649999999999999,49.590000000000003,28.23,77.439999999999998,94.120000000000005,37.310000000000002,42.350000000000001,37.310000000000002,38.82,37.32,35.289999999999999,35.350000000000001,38.689999999999998,36.890000000000001,38.990000000000002
         
     | 
| 21 | 
         
            +
            SeedCoder 8B Reasoning,67.819999999999993,53.469999999999999,49.229999999999997,30.199999999999999,49.229999999999997,29.390000000000001,48.920000000000002,32.039999999999999,46.759999999999998,28.640000000000001,47.869999999999997,29.989999999999998,-1,83.329999999999998,78.819999999999993,48.210000000000001,62.350000000000001,48.079999999999998,62.350000000000001,47.780000000000001,53.479999999999997,45.439999999999998,61.810000000000002,47.060000000000002,64.620000000000005
         
     | 
| 22 | 
         
            +
            OpenCoder 8B,78.209999999999994,75.920000000000002,28.460000000000001,42.859999999999999,27.82,40.82,27.34,41.359999999999999,25.949999999999999,39.770000000000003,27.109999999999999,41.359999999999999,16.170000000000002,80,95.290000000000006,35.640000000000001,45.880000000000003,35.380000000000003,45.880000000000003,35.119999999999997,42.399999999999999,33.469999999999999,45.75,35.130000000000003,46.259999999999998
         
     | 
| 23 | 
         
            +
            QwenCoder 2.5 7B,20.129999999999999,76.329999999999998,6.9199999999999999,38.780000000000001,6.6699999999999999,37.140000000000001,6.5099999999999998,40.649999999999999,6.6299999999999999,37.25,6.5599999999999996,39.579999999999998,28.329999999999998,74.099999999999994,90.590000000000003,33.719999999999999,40,33.719999999999999,40,33.590000000000003,37.729999999999997,31.780000000000001,40.07,33.619999999999997,40.57
         
     | 
| 24 | 
         
            +
            DeepSeek Coder 6.7B,82.049999999999997,78.780000000000001,29.620000000000001,41.219999999999999,29.489999999999998,38.780000000000001,29.510000000000002,42.619999999999997,27.73,39.329999999999998,29.41,43.299999999999997,24.629999999999999,67.180000000000007,84.709999999999994,31.670000000000002,37.649999999999999,29.870000000000001,37.649999999999999,29.780000000000001,36.450000000000003,27.98,37.469999999999999,29.210000000000001,37.659999999999997
         
     | 
| 25 | 
         
            +
            CodeV R1 Distill Qwen 7B,56.920000000000002,73.060000000000002,33.329999999999998,49.799999999999997,33.329999999999998,47.350000000000001,32.579999999999998,49.25,32.009999999999998,47.450000000000003,32.450000000000003,49.009999999999998,-1,92.689999999999998,89.409999999999997,21.280000000000001,65.879999999999995,21.280000000000001,65.879999999999995,21.039999999999999,60.100000000000001,19.59,65.590000000000003,21.050000000000001,66.239999999999995
         
     | 
| 26 | 
         
            +
            HaVen-CodeQwen,93.329999999999998,80.409999999999997,47.310000000000002,42.859999999999999,46.149999999999999,41.219999999999999,45.079999999999998,40.590000000000003,44.259999999999998,38.829999999999998,44.68,40.530000000000001,25.140000000000001,93.590000000000003,100,50.130000000000003,62.350000000000001,49.490000000000002,62.350000000000001,47.549999999999997,61.82,47.049999999999997,62.530000000000001,47.090000000000003,61.759999999999998
         
     | 
| 27 | 
         
            +
            CodeV-QW-7B,45.380000000000003,68.159999999999997,19.620000000000001,34.289999999999999,18.969999999999999,26.530000000000001,18.91,28.140000000000001,18.710000000000001,21.800000000000001,18.850000000000001,26.5,20.940000000000001,93.329999999999998,100,52.310000000000002,60,51.539999999999999,60,51.689999999999998,59.899999999999999,48.789999999999999,59.950000000000003,51.450000000000003,60.579999999999998
         
     | 
| 28 | 
         
            +
            RTLCoder Mistral,54.869999999999997,32.240000000000002,24.620000000000001,16.329999999999998,24.620000000000001,15.92,24.280000000000001,16.030000000000001,22.780000000000001,14.710000000000001,24.059999999999999,16,14.77,60.509999999999998,85.879999999999995,27.050000000000001,51.759999999999998,27.050000000000001,51.759999999999998,26.940000000000001,49.850000000000001,25.219999999999999,51.939999999999998,26.870000000000001,52.719999999999999
         
     | 
| 29 | 
         
            +
            RTLCoder DeepSeek,84.620000000000005,73.060000000000002,39.490000000000002,37.140000000000001,39.490000000000002,34.689999999999998,38.909999999999997,34.299999999999997,37.520000000000003,32.759999999999998,38.549999999999997,33.689999999999998,19.350000000000001,77.310000000000002,85.879999999999995,36.920000000000002,55.289999999999999,36.789999999999999,55.289999999999999,36.939999999999998,50.789999999999999,34.840000000000003,55.219999999999999,36.619999999999997,54.689999999999998
         
     | 
| 30 | 
         
            +
            OriGen,96.150000000000006,81.629999999999995,54.229999999999997,50.609999999999999,54.229999999999997,50.609999999999999,54.289999999999999,53.100000000000001,51.57,50.859999999999999,53.149999999999999,53.439999999999998,17.07,92.439999999999998,98.819999999999993,50.770000000000003,76.469999999999999,50.770000000000003,76.469999999999999,50.950000000000003,71.659999999999997,48.530000000000001,76.609999999999999,50.509999999999998,78.700000000000003
         
     | 
| 31 | 
         
            +
            CodeV-CL-7B,32.18,48.159999999999997,13.08,24.489999999999998,12.949999999999999,21.629999999999999,12.800000000000001,22.25,12.51,20.59,12.82,21.289999999999999,12.27,92.049999999999997,98.819999999999993,31.789999999999999,49.409999999999997,31.789999999999999,49.409999999999997,31.739999999999998,48.130000000000003,29.449999999999999,49.340000000000003,31.609999999999999,49.079999999999998
         
     | 
| 32 | 
         
            +
            CodeV-DS-6.7B,33.590000000000003,67.349999999999994,15,38.780000000000001,15,37.140000000000001,15.1,35.560000000000002,14.460000000000001,35.130000000000003,14.85,35.880000000000003,21.260000000000002,95.510000000000005,100,47.049999999999997,61.18,47.049999999999997,60,47.369999999999997,59.880000000000003,44.350000000000001,59.960000000000001,46.520000000000003,59.770000000000003
         
     | 
| 33 | 
         
            +
            ,,,,,,,,,,,,,,,,,,,,,,,,,
         
     | 
| 34 | 
         
            +
            ,,,,,,,,,,,,,,,,,,,,,,,,,
         
     | 
| 35 | 
         
            +
            ,,,,,,,,,,,,,,,,,,,,,,,,,
         
     | 
| 36 | 
         
            +
            ,,,,,,,,,,,,,,,,,,,,,,,,,
         
     | 
| 37 | 
         
            +
            ,,,,,,,,,,,,,,,,,,,,,,,,,
         
     | 
| 38 | 
         
            +
            ,,,,,,,,,,,,,,,,,,,,,,,,,
         
     | 
| 39 | 
         
            +
            ,,,,,,,,,,,,,,,,,,,,,,,,,
         
     | 
| 40 | 
         
            +
            ,,,,,,,,,,,,,,,,,,,,,,,,,
         
     | 
| 41 | 
         
            +
            ,,,,,,,,,,,,,,,,,,,,,,,,,
         
     | 
| 42 | 
         
            +
            ,,,,,,,,,,,,,,,,,,,,,,,,,
         
     | 
| 43 | 
         
            +
            ,,,,,,,,,,,,,,,,,,,,,,,,,
         
     | 
| 44 | 
         
            +
            ,,,,,,,,,,,,,,,,,,,,,,,,,
         
     | 
| 45 | 
         
            +
            ,,,,,,,,,,,,,,,,,,,,,,,,,
         
     | 
| 46 | 
         
            +
            ,,,,,,,,,,,,,,,,,,,,,,,,,
         
     | 
| 47 | 
         
            +
            ,,,,,,,,,,,,,,,,,,,,,,,,,
         
     | 
| 48 | 
         
            +
            ,,,,,,,,,,,,,,,,,,,,,,,,,
         
     | 
| 49 | 
         
            +
            ,,,,,,,,,,,,,,,,,,,,,,,,,
         
     | 
| 50 | 
         
            +
            ,,,,,,,,,,,,,,,,,,,,,,,,,
         
     | 
| 51 | 
         
            +
            ,,,,,,,,,,,,,,,,,,,,,,,,,
         
     | 
| 52 | 
         
            +
            ,,,,,,,,,,,,,,,,,,,,,,,,,
         
     | 
| 53 | 
         
            +
            ,,,,,,,,,,,,,,,,,,,,,,,,,
         
     | 
| 54 | 
         
            +
            ,,,,,,,,,,,,,,,,,,,,,,,,,
         
     | 
| 55 | 
         
            +
            ,,,,,,,,,,,,,,,,,,,,,,,,,
         
     | 
| 56 | 
         
            +
            ,,,,,,,,,,,,,,,,,,,,,,,,,
         
     | 
| 57 | 
         
            +
            ,,,,,,,,,,,,,,,,,,,,,,,,,
         
     | 
| 58 | 
         
            +
            ,,,,,,,,,,,,,,,,,,,,,,,,,
         
     | 
| 59 | 
         
            +
            ,,,,,,,,,,,,,,,,,,,,,,,,,
         
     | 
| 60 | 
         
            +
            ,,,,,,,,,,,,,,,,,,,,,,,,,
         
     | 
| 61 | 
         
            +
            ,,,,,,,,,,,,,,,,,,,,,,,,,
         
     | 
| 62 | 
         
            +
            ,,,,,,,,,,,,,,,,,,,,,,,,,
         
     | 
| 63 | 
         
            +
            ,,,,,,,,,,,,,,,,,,,,,,,,,
         
     | 
    	
        results/results_v3_mlcad_verilator.csv
    ADDED
    
    | 
         @@ -0,0 +1,32 @@ 
     | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
| 
         | 
|
| 1 | 
         
            +
            ,Syntax (STX),Syntax (STX),Functionality (FNC),Functionality (FNC),Synthesis (SYN),Synthesis (SYN),Power,Power,Performance,Performance,Area,Area,EM,Syntax (STX),Syntax (STX),Functionality (FNC),Functionality (FNC),Synthesis (SYN),Synthesis (SYN),Power,Power,Performance,Performance,Area,Area
         
     | 
| 2 | 
         
            +
            ,VerilogEval S2R,RTLLM,VerilogEval S2R,RTLLM,VerilogEval S2R,RTLLM,VerilogEval S2R,RTLLM,VerilogEval S2R,RTLLM,VerilogEval S2R,RTLLM,RTL-Repo,VerilogEval MC,VeriGen,VerilogEval MC,VeriGen,VerilogEval MC,VeriGen,VerilogEval MC,VeriGen,VerilogEval MC,VeriGen,VerilogEval MC,VeriGen
         
     | 
| 3 | 
         
            +
            DeepSeek R1-0528,96.540000000000006,89.790000000000006,79.099999999999994,67.659999999999997,78.969999999999999,64.260000000000005,78.439999999999998,73.319999999999993,76.290000000000006,65.379999999999995,78.200000000000003,70.859999999999999,-1,94.739999999999995,98.819999999999993,80,80,79.870000000000005,74.120000000000005,79.659999999999997,63.859999999999999,77.280000000000001,74.049999999999997,79.409999999999997,77.010000000000005
         
     | 
| 4 | 
         
            +
            DeepSeek R1,97.689999999999998,93.189999999999998,79.359999999999999,67.659999999999997,79.099999999999994,62.979999999999997,79.010000000000005,71.379999999999995,76.489999999999995,63.740000000000002,78.629999999999995,69.819999999999993,-1,97.439999999999998,95.290000000000006,77.819999999999993,74.120000000000005,77.689999999999998,74.120000000000005,77.299999999999997,64.579999999999998,75.030000000000001,74.420000000000002,76.939999999999998,77.150000000000006
         
     | 
| 5 | 
         
            +
            Qwen3 Coder 480B A35B,95.900000000000006,89.359999999999999,66.030000000000001,61.280000000000001,65.260000000000005,54.039999999999999,65.329999999999998,53.43,62.450000000000003,53.43,64.239999999999995,52.259999999999998,38.880000000000003,83.969999999999999,100,58.719999999999999,75.290000000000006,58.210000000000001,75.290000000000006,57.579999999999998,69.629999999999995,55.420000000000002,73.950000000000003,56.5,76.760000000000005
         
     | 
| 6 | 
         
            +
            Llama 3.1 405B,88.209999999999994,83.400000000000006,56.789999999999999,50.210000000000001,56.409999999999997,43.829999999999998,55.159999999999997,53.869999999999997,54.009999999999998,33.829999999999998,53.990000000000002,45.729999999999997,34.619999999999997,90.510000000000005,95.290000000000006,57.689999999999998,60,56.670000000000002,55.289999999999999,55.950000000000003,51.57,54.090000000000003,54.869999999999997,55.259999999999998,57.670000000000002
         
     | 
| 7 | 
         
            +
            Qwen3 236B A22B,93.969999999999999,78.719999999999999,75.769999999999996,56.170000000000002,75.379999999999995,50.210000000000001,75,57.009999999999998,72.939999999999998,47.850000000000001,74.780000000000001,52.450000000000003,41.939999999999998,83.719999999999999,88.239999999999995,68.969999999999999,62.350000000000001,68.459999999999994,62.350000000000001,68.299999999999997,54.630000000000003,65.989999999999995,62.630000000000003,68.349999999999994,62.780000000000001
         
     | 
| 8 | 
         
            +
            Qwen2.5 72B,83.849999999999994,82.980000000000004,55,48.509999999999998,54.490000000000002,45.960000000000001,53.969999999999999,48.450000000000003,51.299999999999997,47.340000000000003,52.840000000000003,49.68,37.439999999999998,83.079999999999998,87.060000000000002,54.740000000000002,50.590000000000003,54.359999999999999,50.590000000000003,53.359999999999999,50.049999999999997,51.200000000000003,50.560000000000002,52.759999999999998,52.229999999999997
         
     | 
| 9 | 
         
            +
            Llama 3.(1-3) 70B,68.329999999999998,79.150000000000006,40.899999999999999,45.960000000000001,40.899999999999999,40.43,40.770000000000003,42.119999999999997,38.329999999999998,39.340000000000003,40.420000000000002,40.920000000000002,28.719999999999999,86.030000000000001,87.060000000000002,43.719999999999999,63.530000000000001,43.590000000000003,63.530000000000001,43.549999999999997,62.289999999999999,41.57,63.520000000000003,42.939999999999998,63.539999999999999
         
     | 
| 10 | 
         
            +
            QwQ 32B,89.230000000000004,85.959999999999994,67.560000000000002,58.299999999999997,67.180000000000007,53.619999999999997,67.040000000000006,57.289999999999999,64.780000000000001,53.340000000000003,66.439999999999998,57.560000000000002,-1,59.619999999999997,87.060000000000002,40.130000000000003,65.879999999999995,39.490000000000002,64.709999999999994,39.259999999999998,60.950000000000003,37.490000000000002,64.480000000000004,39.170000000000002,66.310000000000002
         
     | 
| 11 | 
         
            +
            Qwen2.5 32B,90.900000000000006,87.659999999999997,55.899999999999999,50.210000000000001,55.259999999999998,46.810000000000002,55.560000000000002,50.659999999999997,53.100000000000001,47.409999999999997,54.020000000000003,51.369999999999997,28.93,95.510000000000005,85.879999999999995,45,49.409999999999997,43.719999999999999,49.409999999999997,43.719999999999999,46.409999999999997,42.490000000000002,49.890000000000001,42.950000000000003,49.609999999999999
         
     | 
| 12 | 
         
            +
            Magistral Small 2506,65.129999999999995,74.040000000000006,42.950000000000003,44.259999999999998,42.310000000000002,37.450000000000003,41.810000000000002,43.100000000000001,40.189999999999998,37.369999999999997,41.75,40.350000000000001,-1,31.789999999999999,70.590000000000003,21.030000000000001,55.289999999999999,20.77,54.119999999999997,20.329999999999998,46.600000000000001,20.079999999999998,54.020000000000003,20.66,55.060000000000002
         
     | 
| 13 | 
         
            +
            StarChat2 15B v0.1,88.719999999999999,89.359999999999999,38.850000000000001,48.509999999999998,38.850000000000001,45.960000000000001,38.920000000000002,48.950000000000003,36.18,45.049999999999997,38.810000000000002,48.630000000000003,13.42,81.409999999999997,91.760000000000005,36.539999999999999,63.530000000000001,36.280000000000001,63.530000000000001,36.189999999999998,57.509999999999998,35.109999999999999,63.229999999999997,36.240000000000002,65
         
     | 
| 14 | 
         
            +
            DeepSeek R1 Distill Qwen 14B,42.82,36.600000000000001,25.260000000000002,20.43,25,17.02,24.809999999999999,18.620000000000001,23.68,17.18,24.829999999999998,18.07,-1,45.640000000000001,44.710000000000001,25.379999999999999,29.41,25.260000000000002,29.41,24.98,25.920000000000002,23.609999999999999,29.43,24.690000000000001,29.649999999999999
         
     | 
| 15 | 
         
            +
            CodeLlama 70B,67.310000000000002,77.450000000000003,34.740000000000002,38.719999999999999,34.490000000000002,36.170000000000002,34.030000000000001,39.18,32.880000000000003,36.140000000000001,33.829999999999998,37.93,24.329999999999998,92.560000000000002,88.239999999999995,35.770000000000003,52.939999999999998,35.380000000000003,51.759999999999998,34.810000000000002,50.619999999999997,32.340000000000003,51.890000000000001,34.520000000000003,52.359999999999999
         
     | 
| 16 | 
         
            +
            DeepSeek Coder 33B,64.489999999999995,88.939999999999998,23.59,46.380000000000003,23.59,44.259999999999998,23.370000000000001,44.539999999999999,23.32,41.539999999999999,22.739999999999998,45.039999999999999,24.579999999999998,76.540000000000006,88.239999999999995,40.130000000000003,50.590000000000003,39.869999999999997,50.590000000000003,38.700000000000003,51.5,37.329999999999998,50.219999999999999,38.399999999999999,51.630000000000003
         
     | 
| 17 | 
         
            +
            QwenCoder 2.5 32B,90.260000000000005,81.280000000000001,46.539999999999999,47.659999999999997,46.409999999999997,45.109999999999999,45.950000000000003,48.810000000000002,44.420000000000002,45.039999999999999,45.57,47.359999999999999,31.07,86.150000000000006,85.879999999999995,48.210000000000001,54.119999999999997,47.560000000000002,54.119999999999997,47.350000000000001,54.590000000000003,45.350000000000001,54.119999999999997,46.780000000000001,55.140000000000001
         
     | 
| 18 | 
         
            +
            DeepCoder 14B,45.130000000000003,42.549999999999997,28.719999999999999,25.530000000000001,28.719999999999999,22.98,28.579999999999998,26.059999999999999,26.859999999999999,22.940000000000001,28.16,24.140000000000001,-1,63.460000000000001,49.409999999999997,34.359999999999999,37.649999999999999,34.100000000000001,35.289999999999999,34.170000000000002,32.789999999999999,32.579999999999998,35.289999999999999,33.409999999999997,35.280000000000001
         
     | 
| 19 | 
         
            +
            QwenCoder 2.5 14B,80.900000000000006,82.980000000000004,39.869999999999997,50.640000000000001,38.969999999999999,47.659999999999997,37.490000000000002,47.82,36.369999999999997,46.979999999999997,36.729999999999997,48.399999999999999,37.530000000000001,81.409999999999997,84.709999999999994,43.079999999999998,50.590000000000003,42.439999999999998,50.590000000000003,42.020000000000003,49.509999999999998,40.479999999999997,50.859999999999999,42.109999999999999,50.149999999999999
         
     | 
| 20 | 
         
            +
            SeedCoder 8B,96.409999999999997,89.359999999999999,54.359999999999999,51.490000000000002,54.229999999999997,48.509999999999998,53.68,51.520000000000003,51.5,47.539999999999999,52.560000000000002,51.700000000000003,28.23,78.209999999999994,91.760000000000005,38.210000000000001,47.060000000000002,38.079999999999998,43.530000000000001,38.100000000000001,37.890000000000001,36.090000000000003,43.770000000000003,37.539999999999999,43.869999999999997
         
     | 
| 21 | 
         
            +
            SeedCoder 8B Reasoning,68.719999999999999,56.170000000000002,48.079999999999998,34.039999999999999,48.079999999999998,30.640000000000001,48.270000000000003,33.409999999999997,45.780000000000001,29.859999999999999,47,31.27,-1,84.489999999999995,80,48.969999999999999,63.530000000000001,48.850000000000001,63.530000000000001,48.68,54.979999999999997,46.32,62.969999999999999,47.530000000000001,66.099999999999994
         
     | 
| 22 | 
         
            +
            OpenCoder 8B,80,80,27.949999999999999,43.829999999999998,27.949999999999999,42.130000000000003,27.52,42.439999999999998,26.07,40.979999999999997,27.280000000000001,42.460000000000001,16.170000000000002,81.030000000000001,94.120000000000005,36.789999999999999,49.409999999999997,36.149999999999999,44.710000000000001,35.890000000000001,41.219999999999999,34.240000000000002,44.579999999999998,35.899999999999999,45.079999999999998
         
     | 
| 23 | 
         
            +
            QwenCoder 2.5 7B,19.23,83.400000000000006,7.1799999999999997,40.850000000000001,7.1799999999999997,38.719999999999999,7.0199999999999996,42.310000000000002,7.1500000000000004,38.710000000000001,7.0800000000000001,41.200000000000003,28.329999999999998,76.150000000000006,90.590000000000003,35,48.240000000000002,34.740000000000002,48.240000000000002,34.619999999999997,44.93,32.799999999999997,48.399999999999999,34.649999999999999,49.759999999999998
         
     | 
| 24 | 
         
            +
            "DeepSeek Coder 6,7B",86.030000000000001,89.359999999999999,31.280000000000001,45.960000000000001,31.149999999999999,42.979999999999997,31.16,47.369999999999997,29.149999999999999,43.299999999999997,31.079999999999998,48.170000000000002,24.629999999999999,69.099999999999994,83.530000000000001,31.670000000000002,37.649999999999999,30.129999999999999,37.649999999999999,30.190000000000001,36.450000000000003,28.16,37.469999999999999,29.82,37.659999999999997
         
     | 
| 25 | 
         
            +
            CodeV R1 Distill Qwen 7B,56.409999999999997,79.150000000000006,33.969999999999999,50.640000000000001,33.850000000000001,48.939999999999998,33.799999999999997,50.920000000000002,32.490000000000002,49.039999999999999,33.710000000000001,50.670000000000002,-1,94.230000000000004,87.060000000000002,22.18,63.530000000000001,22.18,63.530000000000001,22.210000000000001,57.75,20.73,63.240000000000002,22.079999999999998,63.890000000000001
         
     | 
| 26 | 
         
            +
            HaVen-CodeQwen,93.969999999999999,84.260000000000005,46.789999999999999,47.229999999999997,46.280000000000001,44.259999999999998,45.469999999999999,42.270000000000003,44.289999999999999,42.07,45.5,44.270000000000003,25.140000000000001,95,95.290000000000006,50,67.060000000000002,50,67.060000000000002,48.509999999999998,65.700000000000003,47.560000000000002,67.609999999999999,48.140000000000001,66.799999999999997
         
     | 
| 27 | 
         
            +
            CodeV-QW-7B,45.259999999999998,71.489999999999995,20.640000000000001,36.170000000000002,20,29.359999999999999,19.940000000000001,30.309999999999999,19.739999999999998,24.52,19.879999999999999,28.48,20.940000000000001,92.689999999999998,96.469999999999999,51.539999999999999,57.649999999999999,51.409999999999997,57.649999999999999,51.520000000000003,56.439999999999998,48.710000000000001,57.560000000000002,51.310000000000002,58.350000000000001
         
     | 
| 28 | 
         
            +
            RTLCoder Mistral,56.030000000000001,35.32,25.379999999999999,17.02,25.379999999999999,16.170000000000002,25.52,15.859999999999999,23.18,15.34,25.539999999999999,15.84,14.77,62.310000000000002,87.060000000000002,27.309999999999999,56.469999999999999,27.18,56.469999999999999,26.93,52.350000000000001,25.43,56.549999999999997,26.949999999999999,59.170000000000002
         
     | 
| 29 | 
         
            +
            RTLCoder DeepSeek,84.739999999999995,76.170000000000002,40.509999999999998,42.130000000000003,40.380000000000003,37.450000000000003,39.729999999999997,36.75,38.439999999999998,35.289999999999999,39.399999999999999,36.390000000000001,19.350000000000001,79.230000000000004,85.879999999999995,36.409999999999997,55.289999999999999,36.409999999999997,55.289999999999999,36.490000000000002,50.789999999999999,34.509999999999998,55.219999999999999,36.210000000000001,54.689999999999998
         
     | 
| 30 | 
         
            +
            OriGen,96.790000000000006,85.109999999999999,54.359999999999999,53.189999999999998,53.850000000000001,51.060000000000002,54.079999999999998,54.170000000000002,51.07,51.310000000000002,53.009999999999998,54.390000000000001,17.07,92.560000000000002,96.469999999999999,50.509999999999998,74.120000000000005,50.509999999999998,74.120000000000005,50.829999999999998,69.299999999999997,48.280000000000001,74.260000000000005,50.409999999999997,76.349999999999994
         
     | 
| 31 | 
         
            +
            CodeV-CL-7B,32.82,54.469999999999999,13.460000000000001,29.359999999999999,13.33,22.550000000000001,13.19,23.190000000000001,13.26,21.469999999999999,13.19,22.190000000000001,12.27,92.180000000000007,98.819999999999993,31.789999999999999,49.409999999999997,31.789999999999999,49.409999999999997,31.739999999999998,48.130000000000003,29.829999999999998,49.340000000000003,31.609999999999999,49.079999999999998
         
     | 
| 32 | 
         
            +
            CodeV-DS-6.7B,34.359999999999999,69.790000000000006,14.74,41.280000000000001,14.359999999999999,37.869999999999997,14.380000000000001,35.890000000000001,14.130000000000001,35.740000000000002,14.19,36.18,21.260000000000002,95.769999999999996,100,46.670000000000002,61.18,46.670000000000002,61.18,47.07,61.060000000000002,44.189999999999998,61.130000000000003,46.469999999999999,60.950000000000003
         
     | 
    	
        results/results_verilator.json
    CHANGED
    
    | 
         @@ -499,6 +499,256 @@ 
     | 
|
| 499 | 
         
             
                    "Params": 685,
         
     | 
| 500 | 
         
             
                    "Release": "V1"
         
     | 
| 501 | 
         
             
                },
         
     | 
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 502 | 
         
             
                {
         
     | 
| 503 | 
         
             
                    "Model": "Llama 3.1 405B",
         
     | 
| 504 | 
         
             
                    "Model Type": "General",
         
     | 
| 
         @@ -1999,6 +2249,256 @@ 
     | 
|
| 1999 | 
         
             
                    "Params": 32.5,
         
     | 
| 2000 | 
         
             
                    "Release": "V1"
         
     | 
| 2001 | 
         
             
                },
         
     | 
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 2002 | 
         
             
                {
         
     | 
| 2003 | 
         
             
                    "Model": "StarChat2 15B v0.1",
         
     | 
| 2004 | 
         
             
                    "Model Type": "General",
         
     | 
| 
         @@ -4750,254 +5250,254 @@ 
     | 
|
| 4750 | 
         
             
                    "Release": "V1"
         
     | 
| 4751 | 
         
             
                },
         
     | 
| 4752 | 
         
             
                {
         
     | 
| 4753 | 
         
            -
                    "Model": "DeepSeek Coder 6 
     | 
| 4754 | 
         
            -
                    "Model Type": " 
     | 
| 4755 | 
         
             
                    "Benchmark": "VerilogEval S2R",
         
     | 
| 4756 | 
         
             
                    "Task": "Syntax (STX)",
         
     | 
| 4757 | 
         
             
                    "Result": 86.03,
         
     | 
| 4758 | 
         
            -
                    "Model URL": " 
     | 
| 4759 | 
         
            -
                    "Params":  
     | 
| 4760 | 
         
            -
                    "Release": " 
     | 
| 4761 | 
         
             
                },
         
     | 
| 4762 | 
         
             
                {
         
     | 
| 4763 | 
         
            -
                    "Model": "DeepSeek Coder 6 
     | 
| 4764 | 
         
            -
                    "Model Type": " 
     | 
| 4765 | 
         
             
                    "Benchmark": "RTLLM",
         
     | 
| 4766 | 
         
             
                    "Task": "Syntax (STX)",
         
     | 
| 4767 | 
         
             
                    "Result": 89.36,
         
     | 
| 4768 | 
         
            -
                    "Model URL": " 
     | 
| 4769 | 
         
            -
                    "Params":  
     | 
| 4770 | 
         
            -
                    "Release": " 
     | 
| 4771 | 
         
             
                },
         
     | 
| 4772 | 
         
             
                {
         
     | 
| 4773 | 
         
            -
                    "Model": "DeepSeek Coder 6 
     | 
| 4774 | 
         
            -
                    "Model Type": " 
     | 
| 4775 | 
         
             
                    "Benchmark": "VerilogEval S2R",
         
     | 
| 4776 | 
         
             
                    "Task": "Functionality (FNC)",
         
     | 
| 4777 | 
         
             
                    "Result": 31.28,
         
     | 
| 4778 | 
         
            -
                    "Model URL": " 
     | 
| 4779 | 
         
            -
                    "Params":  
     | 
| 4780 | 
         
            -
                    "Release": " 
     | 
| 4781 | 
         
             
                },
         
     | 
| 4782 | 
         
             
                {
         
     | 
| 4783 | 
         
            -
                    "Model": "DeepSeek Coder 6 
     | 
| 4784 | 
         
            -
                    "Model Type": " 
     | 
| 4785 | 
         
             
                    "Benchmark": "RTLLM",
         
     | 
| 4786 | 
         
             
                    "Task": "Functionality (FNC)",
         
     | 
| 4787 | 
         
             
                    "Result": 45.96,
         
     | 
| 4788 | 
         
            -
                    "Model URL": " 
     | 
| 4789 | 
         
            -
                    "Params":  
     | 
| 4790 | 
         
            -
                    "Release": " 
     | 
| 4791 | 
         
             
                },
         
     | 
| 4792 | 
         
             
                {
         
     | 
| 4793 | 
         
            -
                    "Model": "DeepSeek Coder 6 
     | 
| 4794 | 
         
            -
                    "Model Type": " 
     | 
| 4795 | 
         
             
                    "Benchmark": "VerilogEval S2R",
         
     | 
| 4796 | 
         
             
                    "Task": "Synthesis (SYN)",
         
     | 
| 4797 | 
         
             
                    "Result": 31.15,
         
     | 
| 4798 | 
         
            -
                    "Model URL": " 
     | 
| 4799 | 
         
            -
                    "Params":  
     | 
| 4800 | 
         
            -
                    "Release": " 
     | 
| 4801 | 
         
             
                },
         
     | 
| 4802 | 
         
             
                {
         
     | 
| 4803 | 
         
            -
                    "Model": "DeepSeek Coder 6 
     | 
| 4804 | 
         
            -
                    "Model Type": " 
     | 
| 4805 | 
         
             
                    "Benchmark": "RTLLM",
         
     | 
| 4806 | 
         
             
                    "Task": "Synthesis (SYN)",
         
     | 
| 4807 | 
         
             
                    "Result": 42.98,
         
     | 
| 4808 | 
         
            -
                    "Model URL": " 
     | 
| 4809 | 
         
            -
                    "Params":  
     | 
| 4810 | 
         
            -
                    "Release": " 
     | 
| 4811 | 
         
             
                },
         
     | 
| 4812 | 
         
             
                {
         
     | 
| 4813 | 
         
            -
                    "Model": "DeepSeek Coder 6 
     | 
| 4814 | 
         
            -
                    "Model Type": " 
     | 
| 4815 | 
         
             
                    "Benchmark": "VerilogEval S2R",
         
     | 
| 4816 | 
         
             
                    "Task": "Power",
         
     | 
| 4817 | 
         
             
                    "Result": 31.16,
         
     | 
| 4818 | 
         
            -
                    "Model URL": " 
     | 
| 4819 | 
         
            -
                    "Params":  
     | 
| 4820 | 
         
            -
                    "Release": " 
     | 
| 4821 | 
         
             
                },
         
     | 
| 4822 | 
         
             
                {
         
     | 
| 4823 | 
         
            -
                    "Model": "DeepSeek Coder 6 
     | 
| 4824 | 
         
            -
                    "Model Type": " 
     | 
| 4825 | 
         
             
                    "Benchmark": "RTLLM",
         
     | 
| 4826 | 
         
             
                    "Task": "Power",
         
     | 
| 4827 | 
         
             
                    "Result": 47.37,
         
     | 
| 4828 | 
         
            -
                    "Model URL": " 
     | 
| 4829 | 
         
            -
                    "Params":  
     | 
| 4830 | 
         
            -
                    "Release": " 
     | 
| 4831 | 
         
             
                },
         
     | 
| 4832 | 
         
             
                {
         
     | 
| 4833 | 
         
            -
                    "Model": "DeepSeek Coder 6 
     | 
| 4834 | 
         
            -
                    "Model Type": " 
     | 
| 4835 | 
         
             
                    "Benchmark": "VerilogEval S2R",
         
     | 
| 4836 | 
         
             
                    "Task": "Performance",
         
     | 
| 4837 | 
         
             
                    "Result": 29.15,
         
     | 
| 4838 | 
         
            -
                    "Model URL": " 
     | 
| 4839 | 
         
            -
                    "Params":  
     | 
| 4840 | 
         
            -
                    "Release": " 
     | 
| 4841 | 
         
             
                },
         
     | 
| 4842 | 
         
             
                {
         
     | 
| 4843 | 
         
            -
                    "Model": "DeepSeek Coder 6 
     | 
| 4844 | 
         
            -
                    "Model Type": " 
     | 
| 4845 | 
         
             
                    "Benchmark": "RTLLM",
         
     | 
| 4846 | 
         
             
                    "Task": "Performance",
         
     | 
| 4847 | 
         
             
                    "Result": 43.3,
         
     | 
| 4848 | 
         
            -
                    "Model URL": " 
     | 
| 4849 | 
         
            -
                    "Params":  
     | 
| 4850 | 
         
            -
                    "Release": " 
     | 
| 4851 | 
         
             
                },
         
     | 
| 4852 | 
         
             
                {
         
     | 
| 4853 | 
         
            -
                    "Model": "DeepSeek Coder 6 
     | 
| 4854 | 
         
            -
                    "Model Type": " 
     | 
| 4855 | 
         
             
                    "Benchmark": "VerilogEval S2R",
         
     | 
| 4856 | 
         
             
                    "Task": "Area",
         
     | 
| 4857 | 
         
             
                    "Result": 31.08,
         
     | 
| 4858 | 
         
            -
                    "Model URL": " 
     | 
| 4859 | 
         
            -
                    "Params":  
     | 
| 4860 | 
         
            -
                    "Release": " 
     | 
| 4861 | 
         
             
                },
         
     | 
| 4862 | 
         
             
                {
         
     | 
| 4863 | 
         
            -
                    "Model": "DeepSeek Coder 6 
     | 
| 4864 | 
         
            -
                    "Model Type": " 
     | 
| 4865 | 
         
             
                    "Benchmark": "RTLLM",
         
     | 
| 4866 | 
         
             
                    "Task": "Area",
         
     | 
| 4867 | 
         
             
                    "Result": 48.17,
         
     | 
| 4868 | 
         
            -
                    "Model URL": " 
     | 
| 4869 | 
         
            -
                    "Params":  
     | 
| 4870 | 
         
            -
                    "Release": " 
     | 
| 4871 | 
         
             
                },
         
     | 
| 4872 | 
         
             
                {
         
     | 
| 4873 | 
         
            -
                    "Model": "DeepSeek Coder 6 
     | 
| 4874 | 
         
            -
                    "Model Type": " 
     | 
| 4875 | 
         
             
                    "Benchmark": "RTL-Repo",
         
     | 
| 4876 | 
         
             
                    "Task": "Exact Matching (EM)",
         
     | 
| 4877 | 
         
             
                    "Result": 24.63,
         
     | 
| 4878 | 
         
            -
                    "Model URL": " 
     | 
| 4879 | 
         
            -
                    "Params":  
     | 
| 4880 | 
         
            -
                    "Release": " 
     | 
| 4881 | 
         
             
                },
         
     | 
| 4882 | 
         
             
                {
         
     | 
| 4883 | 
         
            -
                    "Model": "DeepSeek Coder 6 
     | 
| 4884 | 
         
            -
                    "Model Type": " 
     | 
| 4885 | 
         
             
                    "Benchmark": "VerilogEval MC",
         
     | 
| 4886 | 
         
             
                    "Task": "Syntax (STX)",
         
     | 
| 4887 | 
         
             
                    "Result": 69.1,
         
     | 
| 4888 | 
         
            -
                    "Model URL": " 
     | 
| 4889 | 
         
            -
                    "Params":  
     | 
| 4890 | 
         
            -
                    "Release": " 
     | 
| 4891 | 
         
             
                },
         
     | 
| 4892 | 
         
             
                {
         
     | 
| 4893 | 
         
            -
                    "Model": "DeepSeek Coder 6 
     | 
| 4894 | 
         
            -
                    "Model Type": " 
     | 
| 4895 | 
         
             
                    "Benchmark": "VeriGen",
         
     | 
| 4896 | 
         
             
                    "Task": "Syntax (STX)",
         
     | 
| 4897 | 
         
             
                    "Result": 83.53,
         
     | 
| 4898 | 
         
            -
                    "Model URL": " 
     | 
| 4899 | 
         
            -
                    "Params":  
     | 
| 4900 | 
         
            -
                    "Release": " 
     | 
| 4901 | 
         
             
                },
         
     | 
| 4902 | 
         
             
                {
         
     | 
| 4903 | 
         
            -
                    "Model": "DeepSeek Coder 6 
     | 
| 4904 | 
         
            -
                    "Model Type": " 
     | 
| 4905 | 
         
             
                    "Benchmark": "VerilogEval MC",
         
     | 
| 4906 | 
         
             
                    "Task": "Functionality (FNC)",
         
     | 
| 4907 | 
         
             
                    "Result": 31.67,
         
     | 
| 4908 | 
         
            -
                    "Model URL": " 
     | 
| 4909 | 
         
            -
                    "Params":  
     | 
| 4910 | 
         
            -
                    "Release": " 
     | 
| 4911 | 
         
             
                },
         
     | 
| 4912 | 
         
             
                {
         
     | 
| 4913 | 
         
            -
                    "Model": "DeepSeek Coder 6 
     | 
| 4914 | 
         
            -
                    "Model Type": " 
     | 
| 4915 | 
         
             
                    "Benchmark": "VeriGen",
         
     | 
| 4916 | 
         
             
                    "Task": "Functionality (FNC)",
         
     | 
| 4917 | 
         
             
                    "Result": 37.65,
         
     | 
| 4918 | 
         
            -
                    "Model URL": " 
     | 
| 4919 | 
         
            -
                    "Params":  
     | 
| 4920 | 
         
            -
                    "Release": " 
     | 
| 4921 | 
         
             
                },
         
     | 
| 4922 | 
         
             
                {
         
     | 
| 4923 | 
         
            -
                    "Model": "DeepSeek Coder 6 
     | 
| 4924 | 
         
            -
                    "Model Type": " 
     | 
| 4925 | 
         
             
                    "Benchmark": "VerilogEval MC",
         
     | 
| 4926 | 
         
             
                    "Task": "Synthesis (SYN)",
         
     | 
| 4927 | 
         
             
                    "Result": 30.13,
         
     | 
| 4928 | 
         
            -
                    "Model URL": " 
     | 
| 4929 | 
         
            -
                    "Params":  
     | 
| 4930 | 
         
            -
                    "Release": " 
     | 
| 4931 | 
         
             
                },
         
     | 
| 4932 | 
         
             
                {
         
     | 
| 4933 | 
         
            -
                    "Model": "DeepSeek Coder 6 
     | 
| 4934 | 
         
            -
                    "Model Type": " 
     | 
| 4935 | 
         
             
                    "Benchmark": "VeriGen",
         
     | 
| 4936 | 
         
             
                    "Task": "Synthesis (SYN)",
         
     | 
| 4937 | 
         
             
                    "Result": 37.65,
         
     | 
| 4938 | 
         
            -
                    "Model URL": " 
     | 
| 4939 | 
         
            -
                    "Params":  
     | 
| 4940 | 
         
            -
                    "Release": " 
     | 
| 4941 | 
         
             
                },
         
     | 
| 4942 | 
         
             
                {
         
     | 
| 4943 | 
         
            -
                    "Model": "DeepSeek Coder 6 
     | 
| 4944 | 
         
            -
                    "Model Type": " 
     | 
| 4945 | 
         
             
                    "Benchmark": "VerilogEval MC",
         
     | 
| 4946 | 
         
             
                    "Task": "Power",
         
     | 
| 4947 | 
         
             
                    "Result": 30.19,
         
     | 
| 4948 | 
         
            -
                    "Model URL": " 
     | 
| 4949 | 
         
            -
                    "Params":  
     | 
| 4950 | 
         
            -
                    "Release": " 
     | 
| 4951 | 
         
             
                },
         
     | 
| 4952 | 
         
             
                {
         
     | 
| 4953 | 
         
            -
                    "Model": "DeepSeek Coder 6 
     | 
| 4954 | 
         
            -
                    "Model Type": " 
     | 
| 4955 | 
         
             
                    "Benchmark": "VeriGen",
         
     | 
| 4956 | 
         
             
                    "Task": "Power",
         
     | 
| 4957 | 
         
             
                    "Result": 36.45,
         
     | 
| 4958 | 
         
            -
                    "Model URL": " 
     | 
| 4959 | 
         
            -
                    "Params":  
     | 
| 4960 | 
         
            -
                    "Release": " 
     | 
| 4961 | 
         
             
                },
         
     | 
| 4962 | 
         
             
                {
         
     | 
| 4963 | 
         
            -
                    "Model": "DeepSeek Coder 6 
     | 
| 4964 | 
         
            -
                    "Model Type": " 
     | 
| 4965 | 
         
             
                    "Benchmark": "VerilogEval MC",
         
     | 
| 4966 | 
         
             
                    "Task": "Performance",
         
     | 
| 4967 | 
         
             
                    "Result": 28.16,
         
     | 
| 4968 | 
         
            -
                    "Model URL": " 
     | 
| 4969 | 
         
            -
                    "Params":  
     | 
| 4970 | 
         
            -
                    "Release": " 
     | 
| 4971 | 
         
             
                },
         
     | 
| 4972 | 
         
             
                {
         
     | 
| 4973 | 
         
            -
                    "Model": "DeepSeek Coder 6 
     | 
| 4974 | 
         
            -
                    "Model Type": " 
     | 
| 4975 | 
         
             
                    "Benchmark": "VeriGen",
         
     | 
| 4976 | 
         
             
                    "Task": "Performance",
         
     | 
| 4977 | 
         
             
                    "Result": 37.47,
         
     | 
| 4978 | 
         
            -
                    "Model URL": " 
     | 
| 4979 | 
         
            -
                    "Params":  
     | 
| 4980 | 
         
            -
                    "Release": " 
     | 
| 4981 | 
         
             
                },
         
     | 
| 4982 | 
         
             
                {
         
     | 
| 4983 | 
         
            -
                    "Model": "DeepSeek Coder 6 
     | 
| 4984 | 
         
            -
                    "Model Type": " 
     | 
| 4985 | 
         
             
                    "Benchmark": "VerilogEval MC",
         
     | 
| 4986 | 
         
             
                    "Task": "Area",
         
     | 
| 4987 | 
         
             
                    "Result": 29.82,
         
     | 
| 4988 | 
         
            -
                    "Model URL": " 
     | 
| 4989 | 
         
            -
                    "Params":  
     | 
| 4990 | 
         
            -
                    "Release": " 
     | 
| 4991 | 
         
             
                },
         
     | 
| 4992 | 
         
             
                {
         
     | 
| 4993 | 
         
            -
                    "Model": "DeepSeek Coder 6 
     | 
| 4994 | 
         
            -
                    "Model Type": " 
     | 
| 4995 | 
         
             
                    "Benchmark": "VeriGen",
         
     | 
| 4996 | 
         
             
                    "Task": "Area",
         
     | 
| 4997 | 
         
             
                    "Result": 37.66,
         
     | 
| 4998 | 
         
            -
                    "Model URL": " 
     | 
| 4999 | 
         
            -
                    "Params":  
     | 
| 5000 | 
         
            -
                    "Release": " 
     | 
| 5001 | 
         
             
                },
         
     | 
| 5002 | 
         
             
                {
         
     | 
| 5003 | 
         
             
                    "Model": "CodeV R1 Distill Qwen 7B",
         
     | 
| 
         | 
|
| 499 | 
         
             
                    "Params": 685,
         
     | 
| 500 | 
         
             
                    "Release": "V1"
         
     | 
| 501 | 
         
             
                },
         
     | 
| 502 | 
         
            +
                {
         
     | 
| 503 | 
         
            +
                    "Model": "Qwen3 Coder 480B A35B",
         
     | 
| 504 | 
         
            +
                    "Model Type": "Coding",
         
     | 
| 505 | 
         
            +
                    "Benchmark": "VerilogEval S2R",
         
     | 
| 506 | 
         
            +
                    "Task": "Syntax (STX)",
         
     | 
| 507 | 
         
            +
                    "Result": 95.9,
         
     | 
| 508 | 
         
            +
                    "Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct",
         
     | 
| 509 | 
         
            +
                    "Params": 480,
         
     | 
| 510 | 
         
            +
                    "Release": "V1"
         
     | 
| 511 | 
         
            +
                },
         
     | 
| 512 | 
         
            +
                {
         
     | 
| 513 | 
         
            +
                    "Model": "Qwen3 Coder 480B A35B",
         
     | 
| 514 | 
         
            +
                    "Model Type": "Coding",
         
     | 
| 515 | 
         
            +
                    "Benchmark": "RTLLM",
         
     | 
| 516 | 
         
            +
                    "Task": "Syntax (STX)",
         
     | 
| 517 | 
         
            +
                    "Result": 89.36,
         
     | 
| 518 | 
         
            +
                    "Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct",
         
     | 
| 519 | 
         
            +
                    "Params": 480,
         
     | 
| 520 | 
         
            +
                    "Release": "V1"
         
     | 
| 521 | 
         
            +
                },
         
     | 
| 522 | 
         
            +
                {
         
     | 
| 523 | 
         
            +
                    "Model": "Qwen3 Coder 480B A35B",
         
     | 
| 524 | 
         
            +
                    "Model Type": "Coding",
         
     | 
| 525 | 
         
            +
                    "Benchmark": "VerilogEval S2R",
         
     | 
| 526 | 
         
            +
                    "Task": "Functionality (FNC)",
         
     | 
| 527 | 
         
            +
                    "Result": 66.03,
         
     | 
| 528 | 
         
            +
                    "Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct",
         
     | 
| 529 | 
         
            +
                    "Params": 480,
         
     | 
| 530 | 
         
            +
                    "Release": "V1"
         
     | 
| 531 | 
         
            +
                },
         
     | 
| 532 | 
         
            +
                {
         
     | 
| 533 | 
         
            +
                    "Model": "Qwen3 Coder 480B A35B",
         
     | 
| 534 | 
         
            +
                    "Model Type": "Coding",
         
     | 
| 535 | 
         
            +
                    "Benchmark": "RTLLM",
         
     | 
| 536 | 
         
            +
                    "Task": "Functionality (FNC)",
         
     | 
| 537 | 
         
            +
                    "Result": 61.28,
         
     | 
| 538 | 
         
            +
                    "Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct",
         
     | 
| 539 | 
         
            +
                    "Params": 480,
         
     | 
| 540 | 
         
            +
                    "Release": "V1"
         
     | 
| 541 | 
         
            +
                },
         
     | 
| 542 | 
         
            +
                {
         
     | 
| 543 | 
         
            +
                    "Model": "Qwen3 Coder 480B A35B",
         
     | 
| 544 | 
         
            +
                    "Model Type": "Coding",
         
     | 
| 545 | 
         
            +
                    "Benchmark": "VerilogEval S2R",
         
     | 
| 546 | 
         
            +
                    "Task": "Synthesis (SYN)",
         
     | 
| 547 | 
         
            +
                    "Result": 65.26,
         
     | 
| 548 | 
         
            +
                    "Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct",
         
     | 
| 549 | 
         
            +
                    "Params": 480,
         
     | 
| 550 | 
         
            +
                    "Release": "V1"
         
     | 
| 551 | 
         
            +
                },
         
     | 
| 552 | 
         
            +
                {
         
     | 
| 553 | 
         
            +
                    "Model": "Qwen3 Coder 480B A35B",
         
     | 
| 554 | 
         
            +
                    "Model Type": "Coding",
         
     | 
| 555 | 
         
            +
                    "Benchmark": "RTLLM",
         
     | 
| 556 | 
         
            +
                    "Task": "Synthesis (SYN)",
         
     | 
| 557 | 
         
            +
                    "Result": 54.04,
         
     | 
| 558 | 
         
            +
                    "Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct",
         
     | 
| 559 | 
         
            +
                    "Params": 480,
         
     | 
| 560 | 
         
            +
                    "Release": "V1"
         
     | 
| 561 | 
         
            +
                },
         
     | 
| 562 | 
         
            +
                {
         
     | 
| 563 | 
         
            +
                    "Model": "Qwen3 Coder 480B A35B",
         
     | 
| 564 | 
         
            +
                    "Model Type": "Coding",
         
     | 
| 565 | 
         
            +
                    "Benchmark": "VerilogEval S2R",
         
     | 
| 566 | 
         
            +
                    "Task": "Power",
         
     | 
| 567 | 
         
            +
                    "Result": 65.33,
         
     | 
| 568 | 
         
            +
                    "Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct",
         
     | 
| 569 | 
         
            +
                    "Params": 480,
         
     | 
| 570 | 
         
            +
                    "Release": "V1"
         
     | 
| 571 | 
         
            +
                },
         
     | 
| 572 | 
         
            +
                {
         
     | 
| 573 | 
         
            +
                    "Model": "Qwen3 Coder 480B A35B",
         
     | 
| 574 | 
         
            +
                    "Model Type": "Coding",
         
     | 
| 575 | 
         
            +
                    "Benchmark": "RTLLM",
         
     | 
| 576 | 
         
            +
                    "Task": "Power",
         
     | 
| 577 | 
         
            +
                    "Result": 53.43,
         
     | 
| 578 | 
         
            +
                    "Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct",
         
     | 
| 579 | 
         
            +
                    "Params": 480,
         
     | 
| 580 | 
         
            +
                    "Release": "V1"
         
     | 
| 581 | 
         
            +
                },
         
     | 
| 582 | 
         
            +
                {
         
     | 
| 583 | 
         
            +
                    "Model": "Qwen3 Coder 480B A35B",
         
     | 
| 584 | 
         
            +
                    "Model Type": "Coding",
         
     | 
| 585 | 
         
            +
                    "Benchmark": "VerilogEval S2R",
         
     | 
| 586 | 
         
            +
                    "Task": "Performance",
         
     | 
| 587 | 
         
            +
                    "Result": 62.45,
         
     | 
| 588 | 
         
            +
                    "Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct",
         
     | 
| 589 | 
         
            +
                    "Params": 480,
         
     | 
| 590 | 
         
            +
                    "Release": "V1"
         
     | 
| 591 | 
         
            +
                },
         
     | 
| 592 | 
         
            +
                {
         
     | 
| 593 | 
         
            +
                    "Model": "Qwen3 Coder 480B A35B",
         
     | 
| 594 | 
         
            +
                    "Model Type": "Coding",
         
     | 
| 595 | 
         
            +
                    "Benchmark": "RTLLM",
         
     | 
| 596 | 
         
            +
                    "Task": "Performance",
         
     | 
| 597 | 
         
            +
                    "Result": 53.43,
         
     | 
| 598 | 
         
            +
                    "Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct",
         
     | 
| 599 | 
         
            +
                    "Params": 480,
         
     | 
| 600 | 
         
            +
                    "Release": "V1"
         
     | 
| 601 | 
         
            +
                },
         
     | 
| 602 | 
         
            +
                {
         
     | 
| 603 | 
         
            +
                    "Model": "Qwen3 Coder 480B A35B",
         
     | 
| 604 | 
         
            +
                    "Model Type": "Coding",
         
     | 
| 605 | 
         
            +
                    "Benchmark": "VerilogEval S2R",
         
     | 
| 606 | 
         
            +
                    "Task": "Area",
         
     | 
| 607 | 
         
            +
                    "Result": 64.24,
         
     | 
| 608 | 
         
            +
                    "Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct",
         
     | 
| 609 | 
         
            +
                    "Params": 480,
         
     | 
| 610 | 
         
            +
                    "Release": "V1"
         
     | 
| 611 | 
         
            +
                },
         
     | 
| 612 | 
         
            +
                {
         
     | 
| 613 | 
         
            +
                    "Model": "Qwen3 Coder 480B A35B",
         
     | 
| 614 | 
         
            +
                    "Model Type": "Coding",
         
     | 
| 615 | 
         
            +
                    "Benchmark": "RTLLM",
         
     | 
| 616 | 
         
            +
                    "Task": "Area",
         
     | 
| 617 | 
         
            +
                    "Result": 52.26,
         
     | 
| 618 | 
         
            +
                    "Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct",
         
     | 
| 619 | 
         
            +
                    "Params": 480,
         
     | 
| 620 | 
         
            +
                    "Release": "V1"
         
     | 
| 621 | 
         
            +
                },
         
     | 
| 622 | 
         
            +
                {
         
     | 
| 623 | 
         
            +
                    "Model": "Qwen3 Coder 480B A35B",
         
     | 
| 624 | 
         
            +
                    "Model Type": "Coding",
         
     | 
| 625 | 
         
            +
                    "Benchmark": "RTL-Repo",
         
     | 
| 626 | 
         
            +
                    "Task": "Exact Matching (EM)",
         
     | 
| 627 | 
         
            +
                    "Result": 38.88,
         
     | 
| 628 | 
         
            +
                    "Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct",
         
     | 
| 629 | 
         
            +
                    "Params": 480,
         
     | 
| 630 | 
         
            +
                    "Release": "V1"
         
     | 
| 631 | 
         
            +
                },
         
     | 
| 632 | 
         
            +
                {
         
     | 
| 633 | 
         
            +
                    "Model": "Qwen3 Coder 480B A35B",
         
     | 
| 634 | 
         
            +
                    "Model Type": "Coding",
         
     | 
| 635 | 
         
            +
                    "Benchmark": "VerilogEval MC",
         
     | 
| 636 | 
         
            +
                    "Task": "Syntax (STX)",
         
     | 
| 637 | 
         
            +
                    "Result": 83.97,
         
     | 
| 638 | 
         
            +
                    "Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct",
         
     | 
| 639 | 
         
            +
                    "Params": 480,
         
     | 
| 640 | 
         
            +
                    "Release": "V1"
         
     | 
| 641 | 
         
            +
                },
         
     | 
| 642 | 
         
            +
                {
         
     | 
| 643 | 
         
            +
                    "Model": "Qwen3 Coder 480B A35B",
         
     | 
| 644 | 
         
            +
                    "Model Type": "Coding",
         
     | 
| 645 | 
         
            +
                    "Benchmark": "VeriGen",
         
     | 
| 646 | 
         
            +
                    "Task": "Syntax (STX)",
         
     | 
| 647 | 
         
            +
                    "Result": 100.0,
         
     | 
| 648 | 
         
            +
                    "Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct",
         
     | 
| 649 | 
         
            +
                    "Params": 480,
         
     | 
| 650 | 
         
            +
                    "Release": "V1"
         
     | 
| 651 | 
         
            +
                },
         
     | 
| 652 | 
         
            +
                {
         
     | 
| 653 | 
         
            +
                    "Model": "Qwen3 Coder 480B A35B",
         
     | 
| 654 | 
         
            +
                    "Model Type": "Coding",
         
     | 
| 655 | 
         
            +
                    "Benchmark": "VerilogEval MC",
         
     | 
| 656 | 
         
            +
                    "Task": "Functionality (FNC)",
         
     | 
| 657 | 
         
            +
                    "Result": 58.72,
         
     | 
| 658 | 
         
            +
                    "Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct",
         
     | 
| 659 | 
         
            +
                    "Params": 480,
         
     | 
| 660 | 
         
            +
                    "Release": "V1"
         
     | 
| 661 | 
         
            +
                },
         
     | 
| 662 | 
         
            +
                {
         
     | 
| 663 | 
         
            +
                    "Model": "Qwen3 Coder 480B A35B",
         
     | 
| 664 | 
         
            +
                    "Model Type": "Coding",
         
     | 
| 665 | 
         
            +
                    "Benchmark": "VeriGen",
         
     | 
| 666 | 
         
            +
                    "Task": "Functionality (FNC)",
         
     | 
| 667 | 
         
            +
                    "Result": 75.29,
         
     | 
| 668 | 
         
            +
                    "Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct",
         
     | 
| 669 | 
         
            +
                    "Params": 480,
         
     | 
| 670 | 
         
            +
                    "Release": "V1"
         
     | 
| 671 | 
         
            +
                },
         
     | 
| 672 | 
         
            +
                {
         
     | 
| 673 | 
         
            +
                    "Model": "Qwen3 Coder 480B A35B",
         
     | 
| 674 | 
         
            +
                    "Model Type": "Coding",
         
     | 
| 675 | 
         
            +
                    "Benchmark": "VerilogEval MC",
         
     | 
| 676 | 
         
            +
                    "Task": "Synthesis (SYN)",
         
     | 
| 677 | 
         
            +
                    "Result": 58.21,
         
     | 
| 678 | 
         
            +
                    "Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct",
         
     | 
| 679 | 
         
            +
                    "Params": 480,
         
     | 
| 680 | 
         
            +
                    "Release": "V1"
         
     | 
| 681 | 
         
            +
                },
         
     | 
| 682 | 
         
            +
                {
         
     | 
| 683 | 
         
            +
                    "Model": "Qwen3 Coder 480B A35B",
         
     | 
| 684 | 
         
            +
                    "Model Type": "Coding",
         
     | 
| 685 | 
         
            +
                    "Benchmark": "VeriGen",
         
     | 
| 686 | 
         
            +
                    "Task": "Synthesis (SYN)",
         
     | 
| 687 | 
         
            +
                    "Result": 75.29,
         
     | 
| 688 | 
         
            +
                    "Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct",
         
     | 
| 689 | 
         
            +
                    "Params": 480,
         
     | 
| 690 | 
         
            +
                    "Release": "V1"
         
     | 
| 691 | 
         
            +
                },
         
     | 
| 692 | 
         
            +
                {
         
     | 
| 693 | 
         
            +
                    "Model": "Qwen3 Coder 480B A35B",
         
     | 
| 694 | 
         
            +
                    "Model Type": "Coding",
         
     | 
| 695 | 
         
            +
                    "Benchmark": "VerilogEval MC",
         
     | 
| 696 | 
         
            +
                    "Task": "Power",
         
     | 
| 697 | 
         
            +
                    "Result": 57.58,
         
     | 
| 698 | 
         
            +
                    "Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct",
         
     | 
| 699 | 
         
            +
                    "Params": 480,
         
     | 
| 700 | 
         
            +
                    "Release": "V1"
         
     | 
| 701 | 
         
            +
                },
         
     | 
| 702 | 
         
            +
                {
         
     | 
| 703 | 
         
            +
                    "Model": "Qwen3 Coder 480B A35B",
         
     | 
| 704 | 
         
            +
                    "Model Type": "Coding",
         
     | 
| 705 | 
         
            +
                    "Benchmark": "VeriGen",
         
     | 
| 706 | 
         
            +
                    "Task": "Power",
         
     | 
| 707 | 
         
            +
                    "Result": 69.63,
         
     | 
| 708 | 
         
            +
                    "Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct",
         
     | 
| 709 | 
         
            +
                    "Params": 480,
         
     | 
| 710 | 
         
            +
                    "Release": "V1"
         
     | 
| 711 | 
         
            +
                },
         
     | 
| 712 | 
         
            +
                {
         
     | 
| 713 | 
         
            +
                    "Model": "Qwen3 Coder 480B A35B",
         
     | 
| 714 | 
         
            +
                    "Model Type": "Coding",
         
     | 
| 715 | 
         
            +
                    "Benchmark": "VerilogEval MC",
         
     | 
| 716 | 
         
            +
                    "Task": "Performance",
         
     | 
| 717 | 
         
            +
                    "Result": 55.42,
         
     | 
| 718 | 
         
            +
                    "Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct",
         
     | 
| 719 | 
         
            +
                    "Params": 480,
         
     | 
| 720 | 
         
            +
                    "Release": "V1"
         
     | 
| 721 | 
         
            +
                },
         
     | 
| 722 | 
         
            +
                {
         
     | 
| 723 | 
         
            +
                    "Model": "Qwen3 Coder 480B A35B",
         
     | 
| 724 | 
         
            +
                    "Model Type": "Coding",
         
     | 
| 725 | 
         
            +
                    "Benchmark": "VeriGen",
         
     | 
| 726 | 
         
            +
                    "Task": "Performance",
         
     | 
| 727 | 
         
            +
                    "Result": 73.95,
         
     | 
| 728 | 
         
            +
                    "Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct",
         
     | 
| 729 | 
         
            +
                    "Params": 480,
         
     | 
| 730 | 
         
            +
                    "Release": "V1"
         
     | 
| 731 | 
         
            +
                },
         
     | 
| 732 | 
         
            +
                {
         
     | 
| 733 | 
         
            +
                    "Model": "Qwen3 Coder 480B A35B",
         
     | 
| 734 | 
         
            +
                    "Model Type": "Coding",
         
     | 
| 735 | 
         
            +
                    "Benchmark": "VerilogEval MC",
         
     | 
| 736 | 
         
            +
                    "Task": "Area",
         
     | 
| 737 | 
         
            +
                    "Result": 56.5,
         
     | 
| 738 | 
         
            +
                    "Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct",
         
     | 
| 739 | 
         
            +
                    "Params": 480,
         
     | 
| 740 | 
         
            +
                    "Release": "V1"
         
     | 
| 741 | 
         
            +
                },
         
     | 
| 742 | 
         
            +
                {
         
     | 
| 743 | 
         
            +
                    "Model": "Qwen3 Coder 480B A35B",
         
     | 
| 744 | 
         
            +
                    "Model Type": "Coding",
         
     | 
| 745 | 
         
            +
                    "Benchmark": "VeriGen",
         
     | 
| 746 | 
         
            +
                    "Task": "Area",
         
     | 
| 747 | 
         
            +
                    "Result": 76.76,
         
     | 
| 748 | 
         
            +
                    "Model URL": "https://huggingface.co/Qwen/Qwen3-Coder-480B-A35B-Instruct",
         
     | 
| 749 | 
         
            +
                    "Params": 480,
         
     | 
| 750 | 
         
            +
                    "Release": "V1"
         
     | 
| 751 | 
         
            +
                },
         
     | 
| 752 | 
         
             
                {
         
     | 
| 753 | 
         
             
                    "Model": "Llama 3.1 405B",
         
     | 
| 754 | 
         
             
                    "Model Type": "General",
         
     | 
| 
         | 
|
| 2249 | 
         
             
                    "Params": 32.5,
         
     | 
| 2250 | 
         
             
                    "Release": "V1"
         
     | 
| 2251 | 
         
             
                },
         
     | 
| 2252 | 
         
            +
                {
         
     | 
| 2253 | 
         
            +
                    "Model": "Magistral Small 2506",
         
     | 
| 2254 | 
         
            +
                    "Model Type": "General",
         
     | 
| 2255 | 
         
            +
                    "Benchmark": "VerilogEval S2R",
         
     | 
| 2256 | 
         
            +
                    "Task": "Syntax (STX)",
         
     | 
| 2257 | 
         
            +
                    "Result": 65.13,
         
     | 
| 2258 | 
         
            +
                    "Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506",
         
     | 
| 2259 | 
         
            +
                    "Params": 23.6,
         
     | 
| 2260 | 
         
            +
                    "Release": "V1"
         
     | 
| 2261 | 
         
            +
                },
         
     | 
| 2262 | 
         
            +
                {
         
     | 
| 2263 | 
         
            +
                    "Model": "Magistral Small 2506",
         
     | 
| 2264 | 
         
            +
                    "Model Type": "General",
         
     | 
| 2265 | 
         
            +
                    "Benchmark": "RTLLM",
         
     | 
| 2266 | 
         
            +
                    "Task": "Syntax (STX)",
         
     | 
| 2267 | 
         
            +
                    "Result": 74.04,
         
     | 
| 2268 | 
         
            +
                    "Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506",
         
     | 
| 2269 | 
         
            +
                    "Params": 23.6,
         
     | 
| 2270 | 
         
            +
                    "Release": "V1"
         
     | 
| 2271 | 
         
            +
                },
         
     | 
| 2272 | 
         
            +
                {
         
     | 
| 2273 | 
         
            +
                    "Model": "Magistral Small 2506",
         
     | 
| 2274 | 
         
            +
                    "Model Type": "General",
         
     | 
| 2275 | 
         
            +
                    "Benchmark": "VerilogEval S2R",
         
     | 
| 2276 | 
         
            +
                    "Task": "Functionality (FNC)",
         
     | 
| 2277 | 
         
            +
                    "Result": 42.95,
         
     | 
| 2278 | 
         
            +
                    "Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506",
         
     | 
| 2279 | 
         
            +
                    "Params": 23.6,
         
     | 
| 2280 | 
         
            +
                    "Release": "V1"
         
     | 
| 2281 | 
         
            +
                },
         
     | 
| 2282 | 
         
            +
                {
         
     | 
| 2283 | 
         
            +
                    "Model": "Magistral Small 2506",
         
     | 
| 2284 | 
         
            +
                    "Model Type": "General",
         
     | 
| 2285 | 
         
            +
                    "Benchmark": "RTLLM",
         
     | 
| 2286 | 
         
            +
                    "Task": "Functionality (FNC)",
         
     | 
| 2287 | 
         
            +
                    "Result": 44.26,
         
     | 
| 2288 | 
         
            +
                    "Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506",
         
     | 
| 2289 | 
         
            +
                    "Params": 23.6,
         
     | 
| 2290 | 
         
            +
                    "Release": "V1"
         
     | 
| 2291 | 
         
            +
                },
         
     | 
| 2292 | 
         
            +
                {
         
     | 
| 2293 | 
         
            +
                    "Model": "Magistral Small 2506",
         
     | 
| 2294 | 
         
            +
                    "Model Type": "General",
         
     | 
| 2295 | 
         
            +
                    "Benchmark": "VerilogEval S2R",
         
     | 
| 2296 | 
         
            +
                    "Task": "Synthesis (SYN)",
         
     | 
| 2297 | 
         
            +
                    "Result": 42.31,
         
     | 
| 2298 | 
         
            +
                    "Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506",
         
     | 
| 2299 | 
         
            +
                    "Params": 23.6,
         
     | 
| 2300 | 
         
            +
                    "Release": "V1"
         
     | 
| 2301 | 
         
            +
                },
         
     | 
| 2302 | 
         
            +
                {
         
     | 
| 2303 | 
         
            +
                    "Model": "Magistral Small 2506",
         
     | 
| 2304 | 
         
            +
                    "Model Type": "General",
         
     | 
| 2305 | 
         
            +
                    "Benchmark": "RTLLM",
         
     | 
| 2306 | 
         
            +
                    "Task": "Synthesis (SYN)",
         
     | 
| 2307 | 
         
            +
                    "Result": 37.45,
         
     | 
| 2308 | 
         
            +
                    "Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506",
         
     | 
| 2309 | 
         
            +
                    "Params": 23.6,
         
     | 
| 2310 | 
         
            +
                    "Release": "V1"
         
     | 
| 2311 | 
         
            +
                },
         
     | 
| 2312 | 
         
            +
                {
         
     | 
| 2313 | 
         
            +
                    "Model": "Magistral Small 2506",
         
     | 
| 2314 | 
         
            +
                    "Model Type": "General",
         
     | 
| 2315 | 
         
            +
                    "Benchmark": "VerilogEval S2R",
         
     | 
| 2316 | 
         
            +
                    "Task": "Power",
         
     | 
| 2317 | 
         
            +
                    "Result": 41.81,
         
     | 
| 2318 | 
         
            +
                    "Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506",
         
     | 
| 2319 | 
         
            +
                    "Params": 23.6,
         
     | 
| 2320 | 
         
            +
                    "Release": "V1"
         
     | 
| 2321 | 
         
            +
                },
         
     | 
| 2322 | 
         
            +
                {
         
     | 
| 2323 | 
         
            +
                    "Model": "Magistral Small 2506",
         
     | 
| 2324 | 
         
            +
                    "Model Type": "General",
         
     | 
| 2325 | 
         
            +
                    "Benchmark": "RTLLM",
         
     | 
| 2326 | 
         
            +
                    "Task": "Power",
         
     | 
| 2327 | 
         
            +
                    "Result": 43.1,
         
     | 
| 2328 | 
         
            +
                    "Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506",
         
     | 
| 2329 | 
         
            +
                    "Params": 23.6,
         
     | 
| 2330 | 
         
            +
                    "Release": "V1"
         
     | 
| 2331 | 
         
            +
                },
         
     | 
| 2332 | 
         
            +
                {
         
     | 
| 2333 | 
         
            +
                    "Model": "Magistral Small 2506",
         
     | 
| 2334 | 
         
            +
                    "Model Type": "General",
         
     | 
| 2335 | 
         
            +
                    "Benchmark": "VerilogEval S2R",
         
     | 
| 2336 | 
         
            +
                    "Task": "Performance",
         
     | 
| 2337 | 
         
            +
                    "Result": 40.19,
         
     | 
| 2338 | 
         
            +
                    "Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506",
         
     | 
| 2339 | 
         
            +
                    "Params": 23.6,
         
     | 
| 2340 | 
         
            +
                    "Release": "V1"
         
     | 
| 2341 | 
         
            +
                },
         
     | 
| 2342 | 
         
            +
                {
         
     | 
| 2343 | 
         
            +
                    "Model": "Magistral Small 2506",
         
     | 
| 2344 | 
         
            +
                    "Model Type": "General",
         
     | 
| 2345 | 
         
            +
                    "Benchmark": "RTLLM",
         
     | 
| 2346 | 
         
            +
                    "Task": "Performance",
         
     | 
| 2347 | 
         
            +
                    "Result": 37.37,
         
     | 
| 2348 | 
         
            +
                    "Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506",
         
     | 
| 2349 | 
         
            +
                    "Params": 23.6,
         
     | 
| 2350 | 
         
            +
                    "Release": "V1"
         
     | 
| 2351 | 
         
            +
                },
         
     | 
| 2352 | 
         
            +
                {
         
     | 
| 2353 | 
         
            +
                    "Model": "Magistral Small 2506",
         
     | 
| 2354 | 
         
            +
                    "Model Type": "General",
         
     | 
| 2355 | 
         
            +
                    "Benchmark": "VerilogEval S2R",
         
     | 
| 2356 | 
         
            +
                    "Task": "Area",
         
     | 
| 2357 | 
         
            +
                    "Result": 41.75,
         
     | 
| 2358 | 
         
            +
                    "Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506",
         
     | 
| 2359 | 
         
            +
                    "Params": 23.6,
         
     | 
| 2360 | 
         
            +
                    "Release": "V1"
         
     | 
| 2361 | 
         
            +
                },
         
     | 
| 2362 | 
         
            +
                {
         
     | 
| 2363 | 
         
            +
                    "Model": "Magistral Small 2506",
         
     | 
| 2364 | 
         
            +
                    "Model Type": "General",
         
     | 
| 2365 | 
         
            +
                    "Benchmark": "RTLLM",
         
     | 
| 2366 | 
         
            +
                    "Task": "Area",
         
     | 
| 2367 | 
         
            +
                    "Result": 40.35,
         
     | 
| 2368 | 
         
            +
                    "Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506",
         
     | 
| 2369 | 
         
            +
                    "Params": 23.6,
         
     | 
| 2370 | 
         
            +
                    "Release": "V1"
         
     | 
| 2371 | 
         
            +
                },
         
     | 
| 2372 | 
         
            +
                {
         
     | 
| 2373 | 
         
            +
                    "Model": "Magistral Small 2506",
         
     | 
| 2374 | 
         
            +
                    "Model Type": "General",
         
     | 
| 2375 | 
         
            +
                    "Benchmark": "RTL-Repo",
         
     | 
| 2376 | 
         
            +
                    "Task": "Exact Matching (EM)",
         
     | 
| 2377 | 
         
            +
                    "Result": -1.0,
         
     | 
| 2378 | 
         
            +
                    "Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506",
         
     | 
| 2379 | 
         
            +
                    "Params": 23.6,
         
     | 
| 2380 | 
         
            +
                    "Release": "V1"
         
     | 
| 2381 | 
         
            +
                },
         
     | 
| 2382 | 
         
            +
                {
         
     | 
| 2383 | 
         
            +
                    "Model": "Magistral Small 2506",
         
     | 
| 2384 | 
         
            +
                    "Model Type": "General",
         
     | 
| 2385 | 
         
            +
                    "Benchmark": "VerilogEval MC",
         
     | 
| 2386 | 
         
            +
                    "Task": "Syntax (STX)",
         
     | 
| 2387 | 
         
            +
                    "Result": 31.79,
         
     | 
| 2388 | 
         
            +
                    "Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506",
         
     | 
| 2389 | 
         
            +
                    "Params": 23.6,
         
     | 
| 2390 | 
         
            +
                    "Release": "V1"
         
     | 
| 2391 | 
         
            +
                },
         
     | 
| 2392 | 
         
            +
                {
         
     | 
| 2393 | 
         
            +
                    "Model": "Magistral Small 2506",
         
     | 
| 2394 | 
         
            +
                    "Model Type": "General",
         
     | 
| 2395 | 
         
            +
                    "Benchmark": "VeriGen",
         
     | 
| 2396 | 
         
            +
                    "Task": "Syntax (STX)",
         
     | 
| 2397 | 
         
            +
                    "Result": 70.59,
         
     | 
| 2398 | 
         
            +
                    "Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506",
         
     | 
| 2399 | 
         
            +
                    "Params": 23.6,
         
     | 
| 2400 | 
         
            +
                    "Release": "V1"
         
     | 
| 2401 | 
         
            +
                },
         
     | 
| 2402 | 
         
            +
                {
         
     | 
| 2403 | 
         
            +
                    "Model": "Magistral Small 2506",
         
     | 
| 2404 | 
         
            +
                    "Model Type": "General",
         
     | 
| 2405 | 
         
            +
                    "Benchmark": "VerilogEval MC",
         
     | 
| 2406 | 
         
            +
                    "Task": "Functionality (FNC)",
         
     | 
| 2407 | 
         
            +
                    "Result": 21.03,
         
     | 
| 2408 | 
         
            +
                    "Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506",
         
     | 
| 2409 | 
         
            +
                    "Params": 23.6,
         
     | 
| 2410 | 
         
            +
                    "Release": "V1"
         
     | 
| 2411 | 
         
            +
                },
         
     | 
| 2412 | 
         
            +
                {
         
     | 
| 2413 | 
         
            +
                    "Model": "Magistral Small 2506",
         
     | 
| 2414 | 
         
            +
                    "Model Type": "General",
         
     | 
| 2415 | 
         
            +
                    "Benchmark": "VeriGen",
         
     | 
| 2416 | 
         
            +
                    "Task": "Functionality (FNC)",
         
     | 
| 2417 | 
         
            +
                    "Result": 55.29,
         
     | 
| 2418 | 
         
            +
                    "Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506",
         
     | 
| 2419 | 
         
            +
                    "Params": 23.6,
         
     | 
| 2420 | 
         
            +
                    "Release": "V1"
         
     | 
| 2421 | 
         
            +
                },
         
     | 
| 2422 | 
         
            +
                {
         
     | 
| 2423 | 
         
            +
                    "Model": "Magistral Small 2506",
         
     | 
| 2424 | 
         
            +
                    "Model Type": "General",
         
     | 
| 2425 | 
         
            +
                    "Benchmark": "VerilogEval MC",
         
     | 
| 2426 | 
         
            +
                    "Task": "Synthesis (SYN)",
         
     | 
| 2427 | 
         
            +
                    "Result": 20.77,
         
     | 
| 2428 | 
         
            +
                    "Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506",
         
     | 
| 2429 | 
         
            +
                    "Params": 23.6,
         
     | 
| 2430 | 
         
            +
                    "Release": "V1"
         
     | 
| 2431 | 
         
            +
                },
         
     | 
| 2432 | 
         
            +
                {
         
     | 
| 2433 | 
         
            +
                    "Model": "Magistral Small 2506",
         
     | 
| 2434 | 
         
            +
                    "Model Type": "General",
         
     | 
| 2435 | 
         
            +
                    "Benchmark": "VeriGen",
         
     | 
| 2436 | 
         
            +
                    "Task": "Synthesis (SYN)",
         
     | 
| 2437 | 
         
            +
                    "Result": 54.12,
         
     | 
| 2438 | 
         
            +
                    "Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506",
         
     | 
| 2439 | 
         
            +
                    "Params": 23.6,
         
     | 
| 2440 | 
         
            +
                    "Release": "V1"
         
     | 
| 2441 | 
         
            +
                },
         
     | 
| 2442 | 
         
            +
                {
         
     | 
| 2443 | 
         
            +
                    "Model": "Magistral Small 2506",
         
     | 
| 2444 | 
         
            +
                    "Model Type": "General",
         
     | 
| 2445 | 
         
            +
                    "Benchmark": "VerilogEval MC",
         
     | 
| 2446 | 
         
            +
                    "Task": "Power",
         
     | 
| 2447 | 
         
            +
                    "Result": 20.33,
         
     | 
| 2448 | 
         
            +
                    "Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506",
         
     | 
| 2449 | 
         
            +
                    "Params": 23.6,
         
     | 
| 2450 | 
         
            +
                    "Release": "V1"
         
     | 
| 2451 | 
         
            +
                },
         
     | 
| 2452 | 
         
            +
                {
         
     | 
| 2453 | 
         
            +
                    "Model": "Magistral Small 2506",
         
     | 
| 2454 | 
         
            +
                    "Model Type": "General",
         
     | 
| 2455 | 
         
            +
                    "Benchmark": "VeriGen",
         
     | 
| 2456 | 
         
            +
                    "Task": "Power",
         
     | 
| 2457 | 
         
            +
                    "Result": 46.6,
         
     | 
| 2458 | 
         
            +
                    "Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506",
         
     | 
| 2459 | 
         
            +
                    "Params": 23.6,
         
     | 
| 2460 | 
         
            +
                    "Release": "V1"
         
     | 
| 2461 | 
         
            +
                },
         
     | 
| 2462 | 
         
            +
                {
         
     | 
| 2463 | 
         
            +
                    "Model": "Magistral Small 2506",
         
     | 
| 2464 | 
         
            +
                    "Model Type": "General",
         
     | 
| 2465 | 
         
            +
                    "Benchmark": "VerilogEval MC",
         
     | 
| 2466 | 
         
            +
                    "Task": "Performance",
         
     | 
| 2467 | 
         
            +
                    "Result": 20.08,
         
     | 
| 2468 | 
         
            +
                    "Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506",
         
     | 
| 2469 | 
         
            +
                    "Params": 23.6,
         
     | 
| 2470 | 
         
            +
                    "Release": "V1"
         
     | 
| 2471 | 
         
            +
                },
         
     | 
| 2472 | 
         
            +
                {
         
     | 
| 2473 | 
         
            +
                    "Model": "Magistral Small 2506",
         
     | 
| 2474 | 
         
            +
                    "Model Type": "General",
         
     | 
| 2475 | 
         
            +
                    "Benchmark": "VeriGen",
         
     | 
| 2476 | 
         
            +
                    "Task": "Performance",
         
     | 
| 2477 | 
         
            +
                    "Result": 54.02,
         
     | 
| 2478 | 
         
            +
                    "Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506",
         
     | 
| 2479 | 
         
            +
                    "Params": 23.6,
         
     | 
| 2480 | 
         
            +
                    "Release": "V1"
         
     | 
| 2481 | 
         
            +
                },
         
     | 
| 2482 | 
         
            +
                {
         
     | 
| 2483 | 
         
            +
                    "Model": "Magistral Small 2506",
         
     | 
| 2484 | 
         
            +
                    "Model Type": "General",
         
     | 
| 2485 | 
         
            +
                    "Benchmark": "VerilogEval MC",
         
     | 
| 2486 | 
         
            +
                    "Task": "Area",
         
     | 
| 2487 | 
         
            +
                    "Result": 20.66,
         
     | 
| 2488 | 
         
            +
                    "Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506",
         
     | 
| 2489 | 
         
            +
                    "Params": 23.6,
         
     | 
| 2490 | 
         
            +
                    "Release": "V1"
         
     | 
| 2491 | 
         
            +
                },
         
     | 
| 2492 | 
         
            +
                {
         
     | 
| 2493 | 
         
            +
                    "Model": "Magistral Small 2506",
         
     | 
| 2494 | 
         
            +
                    "Model Type": "General",
         
     | 
| 2495 | 
         
            +
                    "Benchmark": "VeriGen",
         
     | 
| 2496 | 
         
            +
                    "Task": "Area",
         
     | 
| 2497 | 
         
            +
                    "Result": 55.06,
         
     | 
| 2498 | 
         
            +
                    "Model URL": "https://huggingface.co/mistralai/Magistral-Small-2506",
         
     | 
| 2499 | 
         
            +
                    "Params": 23.6,
         
     | 
| 2500 | 
         
            +
                    "Release": "V1"
         
     | 
| 2501 | 
         
            +
                },
         
     | 
| 2502 | 
         
             
                {
         
     | 
| 2503 | 
         
             
                    "Model": "StarChat2 15B v0.1",
         
     | 
| 2504 | 
         
             
                    "Model Type": "General",
         
     | 
| 
         | 
|
| 5250 | 
         
             
                    "Release": "V1"
         
     | 
| 5251 | 
         
             
                },
         
     | 
| 5252 | 
         
             
                {
         
     | 
| 5253 | 
         
            +
                    "Model": "DeepSeek Coder 6,7B",
         
     | 
| 5254 | 
         
            +
                    "Model Type": "Unknown",
         
     | 
| 5255 | 
         
             
                    "Benchmark": "VerilogEval S2R",
         
     | 
| 5256 | 
         
             
                    "Task": "Syntax (STX)",
         
     | 
| 5257 | 
         
             
                    "Result": 86.03,
         
     | 
| 5258 | 
         
            +
                    "Model URL": "-",
         
     | 
| 5259 | 
         
            +
                    "Params": 0.0,
         
     | 
| 5260 | 
         
            +
                    "Release": "Unknown"
         
     | 
| 5261 | 
         
             
                },
         
     | 
| 5262 | 
         
             
                {
         
     | 
| 5263 | 
         
            +
                    "Model": "DeepSeek Coder 6,7B",
         
     | 
| 5264 | 
         
            +
                    "Model Type": "Unknown",
         
     | 
| 5265 | 
         
             
                    "Benchmark": "RTLLM",
         
     | 
| 5266 | 
         
             
                    "Task": "Syntax (STX)",
         
     | 
| 5267 | 
         
             
                    "Result": 89.36,
         
     | 
| 5268 | 
         
            +
                    "Model URL": "-",
         
     | 
| 5269 | 
         
            +
                    "Params": 0.0,
         
     | 
| 5270 | 
         
            +
                    "Release": "Unknown"
         
     | 
| 5271 | 
         
             
                },
         
     | 
| 5272 | 
         
             
                {
         
     | 
| 5273 | 
         
            +
                    "Model": "DeepSeek Coder 6,7B",
         
     | 
| 5274 | 
         
            +
                    "Model Type": "Unknown",
         
     | 
| 5275 | 
         
             
                    "Benchmark": "VerilogEval S2R",
         
     | 
| 5276 | 
         
             
                    "Task": "Functionality (FNC)",
         
     | 
| 5277 | 
         
             
                    "Result": 31.28,
         
     | 
| 5278 | 
         
            +
                    "Model URL": "-",
         
     | 
| 5279 | 
         
            +
                    "Params": 0.0,
         
     | 
| 5280 | 
         
            +
                    "Release": "Unknown"
         
     | 
| 5281 | 
         
             
                },
         
     | 
| 5282 | 
         
             
                {
         
     | 
| 5283 | 
         
            +
                    "Model": "DeepSeek Coder 6,7B",
         
     | 
| 5284 | 
         
            +
                    "Model Type": "Unknown",
         
     | 
| 5285 | 
         
             
                    "Benchmark": "RTLLM",
         
     | 
| 5286 | 
         
             
                    "Task": "Functionality (FNC)",
         
     | 
| 5287 | 
         
             
                    "Result": 45.96,
         
     | 
| 5288 | 
         
            +
                    "Model URL": "-",
         
     | 
| 5289 | 
         
            +
                    "Params": 0.0,
         
     | 
| 5290 | 
         
            +
                    "Release": "Unknown"
         
     | 
| 5291 | 
         
             
                },
         
     | 
| 5292 | 
         
             
                {
         
     | 
| 5293 | 
         
            +
                    "Model": "DeepSeek Coder 6,7B",
         
     | 
| 5294 | 
         
            +
                    "Model Type": "Unknown",
         
     | 
| 5295 | 
         
             
                    "Benchmark": "VerilogEval S2R",
         
     | 
| 5296 | 
         
             
                    "Task": "Synthesis (SYN)",
         
     | 
| 5297 | 
         
             
                    "Result": 31.15,
         
     | 
| 5298 | 
         
            +
                    "Model URL": "-",
         
     | 
| 5299 | 
         
            +
                    "Params": 0.0,
         
     | 
| 5300 | 
         
            +
                    "Release": "Unknown"
         
     | 
| 5301 | 
         
             
                },
         
     | 
| 5302 | 
         
             
                {
         
     | 
| 5303 | 
         
            +
                    "Model": "DeepSeek Coder 6,7B",
         
     | 
| 5304 | 
         
            +
                    "Model Type": "Unknown",
         
     | 
| 5305 | 
         
             
                    "Benchmark": "RTLLM",
         
     | 
| 5306 | 
         
             
                    "Task": "Synthesis (SYN)",
         
     | 
| 5307 | 
         
             
                    "Result": 42.98,
         
     | 
| 5308 | 
         
            +
                    "Model URL": "-",
         
     | 
| 5309 | 
         
            +
                    "Params": 0.0,
         
     | 
| 5310 | 
         
            +
                    "Release": "Unknown"
         
     | 
| 5311 | 
         
             
                },
         
     | 
| 5312 | 
         
             
                {
         
     | 
| 5313 | 
         
            +
                    "Model": "DeepSeek Coder 6,7B",
         
     | 
| 5314 | 
         
            +
                    "Model Type": "Unknown",
         
     | 
| 5315 | 
         
             
                    "Benchmark": "VerilogEval S2R",
         
     | 
| 5316 | 
         
             
                    "Task": "Power",
         
     | 
| 5317 | 
         
             
                    "Result": 31.16,
         
     | 
| 5318 | 
         
            +
                    "Model URL": "-",
         
     | 
| 5319 | 
         
            +
                    "Params": 0.0,
         
     | 
| 5320 | 
         
            +
                    "Release": "Unknown"
         
     | 
| 5321 | 
         
             
                },
         
     | 
| 5322 | 
         
             
                {
         
     | 
| 5323 | 
         
            +
                    "Model": "DeepSeek Coder 6,7B",
         
     | 
| 5324 | 
         
            +
                    "Model Type": "Unknown",
         
     | 
| 5325 | 
         
             
                    "Benchmark": "RTLLM",
         
     | 
| 5326 | 
         
             
                    "Task": "Power",
         
     | 
| 5327 | 
         
             
                    "Result": 47.37,
         
     | 
| 5328 | 
         
            +
                    "Model URL": "-",
         
     | 
| 5329 | 
         
            +
                    "Params": 0.0,
         
     | 
| 5330 | 
         
            +
                    "Release": "Unknown"
         
     | 
| 5331 | 
         
             
                },
         
     | 
| 5332 | 
         
             
                {
         
     | 
| 5333 | 
         
            +
                    "Model": "DeepSeek Coder 6,7B",
         
     | 
| 5334 | 
         
            +
                    "Model Type": "Unknown",
         
     | 
| 5335 | 
         
             
                    "Benchmark": "VerilogEval S2R",
         
     | 
| 5336 | 
         
             
                    "Task": "Performance",
         
     | 
| 5337 | 
         
             
                    "Result": 29.15,
         
     | 
| 5338 | 
         
            +
                    "Model URL": "-",
         
     | 
| 5339 | 
         
            +
                    "Params": 0.0,
         
     | 
| 5340 | 
         
            +
                    "Release": "Unknown"
         
     | 
| 5341 | 
         
             
                },
         
     | 
| 5342 | 
         
             
                {
         
     | 
| 5343 | 
         
            +
                    "Model": "DeepSeek Coder 6,7B",
         
     | 
| 5344 | 
         
            +
                    "Model Type": "Unknown",
         
     | 
| 5345 | 
         
             
                    "Benchmark": "RTLLM",
         
     | 
| 5346 | 
         
             
                    "Task": "Performance",
         
     | 
| 5347 | 
         
             
                    "Result": 43.3,
         
     | 
| 5348 | 
         
            +
                    "Model URL": "-",
         
     | 
| 5349 | 
         
            +
                    "Params": 0.0,
         
     | 
| 5350 | 
         
            +
                    "Release": "Unknown"
         
     | 
| 5351 | 
         
             
                },
         
     | 
| 5352 | 
         
             
                {
         
     | 
| 5353 | 
         
            +
                    "Model": "DeepSeek Coder 6,7B",
         
     | 
| 5354 | 
         
            +
                    "Model Type": "Unknown",
         
     | 
| 5355 | 
         
             
                    "Benchmark": "VerilogEval S2R",
         
     | 
| 5356 | 
         
             
                    "Task": "Area",
         
     | 
| 5357 | 
         
             
                    "Result": 31.08,
         
     | 
| 5358 | 
         
            +
                    "Model URL": "-",
         
     | 
| 5359 | 
         
            +
                    "Params": 0.0,
         
     | 
| 5360 | 
         
            +
                    "Release": "Unknown"
         
     | 
| 5361 | 
         
             
                },
         
     | 
| 5362 | 
         
             
                {
         
     | 
| 5363 | 
         
            +
                    "Model": "DeepSeek Coder 6,7B",
         
     | 
| 5364 | 
         
            +
                    "Model Type": "Unknown",
         
     | 
| 5365 | 
         
             
                    "Benchmark": "RTLLM",
         
     | 
| 5366 | 
         
             
                    "Task": "Area",
         
     | 
| 5367 | 
         
             
                    "Result": 48.17,
         
     | 
| 5368 | 
         
            +
                    "Model URL": "-",
         
     | 
| 5369 | 
         
            +
                    "Params": 0.0,
         
     | 
| 5370 | 
         
            +
                    "Release": "Unknown"
         
     | 
| 5371 | 
         
             
                },
         
     | 
| 5372 | 
         
             
                {
         
     | 
| 5373 | 
         
            +
                    "Model": "DeepSeek Coder 6,7B",
         
     | 
| 5374 | 
         
            +
                    "Model Type": "Unknown",
         
     | 
| 5375 | 
         
             
                    "Benchmark": "RTL-Repo",
         
     | 
| 5376 | 
         
             
                    "Task": "Exact Matching (EM)",
         
     | 
| 5377 | 
         
             
                    "Result": 24.63,
         
     | 
| 5378 | 
         
            +
                    "Model URL": "-",
         
     | 
| 5379 | 
         
            +
                    "Params": 0.0,
         
     | 
| 5380 | 
         
            +
                    "Release": "Unknown"
         
     | 
| 5381 | 
         
             
                },
         
     | 
| 5382 | 
         
             
                {
         
     | 
| 5383 | 
         
            +
                    "Model": "DeepSeek Coder 6,7B",
         
     | 
| 5384 | 
         
            +
                    "Model Type": "Unknown",
         
     | 
| 5385 | 
         
             
                    "Benchmark": "VerilogEval MC",
         
     | 
| 5386 | 
         
             
                    "Task": "Syntax (STX)",
         
     | 
| 5387 | 
         
             
                    "Result": 69.1,
         
     | 
| 5388 | 
         
            +
                    "Model URL": "-",
         
     | 
| 5389 | 
         
            +
                    "Params": 0.0,
         
     | 
| 5390 | 
         
            +
                    "Release": "Unknown"
         
     | 
| 5391 | 
         
             
                },
         
     | 
| 5392 | 
         
             
                {
         
     | 
| 5393 | 
         
            +
                    "Model": "DeepSeek Coder 6,7B",
         
     | 
| 5394 | 
         
            +
                    "Model Type": "Unknown",
         
     | 
| 5395 | 
         
             
                    "Benchmark": "VeriGen",
         
     | 
| 5396 | 
         
             
                    "Task": "Syntax (STX)",
         
     | 
| 5397 | 
         
             
                    "Result": 83.53,
         
     | 
| 5398 | 
         
            +
                    "Model URL": "-",
         
     | 
| 5399 | 
         
            +
                    "Params": 0.0,
         
     | 
| 5400 | 
         
            +
                    "Release": "Unknown"
         
     | 
| 5401 | 
         
             
                },
         
     | 
| 5402 | 
         
             
                {
         
     | 
| 5403 | 
         
            +
                    "Model": "DeepSeek Coder 6,7B",
         
     | 
| 5404 | 
         
            +
                    "Model Type": "Unknown",
         
     | 
| 5405 | 
         
             
                    "Benchmark": "VerilogEval MC",
         
     | 
| 5406 | 
         
             
                    "Task": "Functionality (FNC)",
         
     | 
| 5407 | 
         
             
                    "Result": 31.67,
         
     | 
| 5408 | 
         
            +
                    "Model URL": "-",
         
     | 
| 5409 | 
         
            +
                    "Params": 0.0,
         
     | 
| 5410 | 
         
            +
                    "Release": "Unknown"
         
     | 
| 5411 | 
         
             
                },
         
     | 
| 5412 | 
         
             
                {
         
     | 
| 5413 | 
         
            +
                    "Model": "DeepSeek Coder 6,7B",
         
     | 
| 5414 | 
         
            +
                    "Model Type": "Unknown",
         
     | 
| 5415 | 
         
             
                    "Benchmark": "VeriGen",
         
     | 
| 5416 | 
         
             
                    "Task": "Functionality (FNC)",
         
     | 
| 5417 | 
         
             
                    "Result": 37.65,
         
     | 
| 5418 | 
         
            +
                    "Model URL": "-",
         
     | 
| 5419 | 
         
            +
                    "Params": 0.0,
         
     | 
| 5420 | 
         
            +
                    "Release": "Unknown"
         
     | 
| 5421 | 
         
             
                },
         
     | 
| 5422 | 
         
             
                {
         
     | 
| 5423 | 
         
            +
                    "Model": "DeepSeek Coder 6,7B",
         
     | 
| 5424 | 
         
            +
                    "Model Type": "Unknown",
         
     | 
| 5425 | 
         
             
                    "Benchmark": "VerilogEval MC",
         
     | 
| 5426 | 
         
             
                    "Task": "Synthesis (SYN)",
         
     | 
| 5427 | 
         
             
                    "Result": 30.13,
         
     | 
| 5428 | 
         
            +
                    "Model URL": "-",
         
     | 
| 5429 | 
         
            +
                    "Params": 0.0,
         
     | 
| 5430 | 
         
            +
                    "Release": "Unknown"
         
     | 
| 5431 | 
         
             
                },
         
     | 
| 5432 | 
         
             
                {
         
     | 
| 5433 | 
         
            +
                    "Model": "DeepSeek Coder 6,7B",
         
     | 
| 5434 | 
         
            +
                    "Model Type": "Unknown",
         
     | 
| 5435 | 
         
             
                    "Benchmark": "VeriGen",
         
     | 
| 5436 | 
         
             
                    "Task": "Synthesis (SYN)",
         
     | 
| 5437 | 
         
             
                    "Result": 37.65,
         
     | 
| 5438 | 
         
            +
                    "Model URL": "-",
         
     | 
| 5439 | 
         
            +
                    "Params": 0.0,
         
     | 
| 5440 | 
         
            +
                    "Release": "Unknown"
         
     | 
| 5441 | 
         
             
                },
         
     | 
| 5442 | 
         
             
                {
         
     | 
| 5443 | 
         
            +
                    "Model": "DeepSeek Coder 6,7B",
         
     | 
| 5444 | 
         
            +
                    "Model Type": "Unknown",
         
     | 
| 5445 | 
         
             
                    "Benchmark": "VerilogEval MC",
         
     | 
| 5446 | 
         
             
                    "Task": "Power",
         
     | 
| 5447 | 
         
             
                    "Result": 30.19,
         
     | 
| 5448 | 
         
            +
                    "Model URL": "-",
         
     | 
| 5449 | 
         
            +
                    "Params": 0.0,
         
     | 
| 5450 | 
         
            +
                    "Release": "Unknown"
         
     | 
| 5451 | 
         
             
                },
         
     | 
| 5452 | 
         
             
                {
         
     | 
| 5453 | 
         
            +
                    "Model": "DeepSeek Coder 6,7B",
         
     | 
| 5454 | 
         
            +
                    "Model Type": "Unknown",
         
     | 
| 5455 | 
         
             
                    "Benchmark": "VeriGen",
         
     | 
| 5456 | 
         
             
                    "Task": "Power",
         
     | 
| 5457 | 
         
             
                    "Result": 36.45,
         
     | 
| 5458 | 
         
            +
                    "Model URL": "-",
         
     | 
| 5459 | 
         
            +
                    "Params": 0.0,
         
     | 
| 5460 | 
         
            +
                    "Release": "Unknown"
         
     | 
| 5461 | 
         
             
                },
         
     | 
| 5462 | 
         
             
                {
         
     | 
| 5463 | 
         
            +
                    "Model": "DeepSeek Coder 6,7B",
         
     | 
| 5464 | 
         
            +
                    "Model Type": "Unknown",
         
     | 
| 5465 | 
         
             
                    "Benchmark": "VerilogEval MC",
         
     | 
| 5466 | 
         
             
                    "Task": "Performance",
         
     | 
| 5467 | 
         
             
                    "Result": 28.16,
         
     | 
| 5468 | 
         
            +
                    "Model URL": "-",
         
     | 
| 5469 | 
         
            +
                    "Params": 0.0,
         
     | 
| 5470 | 
         
            +
                    "Release": "Unknown"
         
     | 
| 5471 | 
         
             
                },
         
     | 
| 5472 | 
         
             
                {
         
     | 
| 5473 | 
         
            +
                    "Model": "DeepSeek Coder 6,7B",
         
     | 
| 5474 | 
         
            +
                    "Model Type": "Unknown",
         
     | 
| 5475 | 
         
             
                    "Benchmark": "VeriGen",
         
     | 
| 5476 | 
         
             
                    "Task": "Performance",
         
     | 
| 5477 | 
         
             
                    "Result": 37.47,
         
     | 
| 5478 | 
         
            +
                    "Model URL": "-",
         
     | 
| 5479 | 
         
            +
                    "Params": 0.0,
         
     | 
| 5480 | 
         
            +
                    "Release": "Unknown"
         
     | 
| 5481 | 
         
             
                },
         
     | 
| 5482 | 
         
             
                {
         
     | 
| 5483 | 
         
            +
                    "Model": "DeepSeek Coder 6,7B",
         
     | 
| 5484 | 
         
            +
                    "Model Type": "Unknown",
         
     | 
| 5485 | 
         
             
                    "Benchmark": "VerilogEval MC",
         
     | 
| 5486 | 
         
             
                    "Task": "Area",
         
     | 
| 5487 | 
         
             
                    "Result": 29.82,
         
     | 
| 5488 | 
         
            +
                    "Model URL": "-",
         
     | 
| 5489 | 
         
            +
                    "Params": 0.0,
         
     | 
| 5490 | 
         
            +
                    "Release": "Unknown"
         
     | 
| 5491 | 
         
             
                },
         
     | 
| 5492 | 
         
             
                {
         
     | 
| 5493 | 
         
            +
                    "Model": "DeepSeek Coder 6,7B",
         
     | 
| 5494 | 
         
            +
                    "Model Type": "Unknown",
         
     | 
| 5495 | 
         
             
                    "Benchmark": "VeriGen",
         
     | 
| 5496 | 
         
             
                    "Task": "Area",
         
     | 
| 5497 | 
         
             
                    "Result": 37.66,
         
     | 
| 5498 | 
         
            +
                    "Model URL": "-",
         
     | 
| 5499 | 
         
            +
                    "Params": 0.0,
         
     | 
| 5500 | 
         
            +
                    "Release": "Unknown"
         
     | 
| 5501 | 
         
             
                },
         
     | 
| 5502 | 
         
             
                {
         
     | 
| 5503 | 
         
             
                    "Model": "CodeV R1 Distill Qwen 7B",
         
     | 
    	
        results/v2/aggregated_scores_icarus.csv
    ADDED
    
    | 
         @@ -0,0 +1,29 @@ 
     | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
| 
         | 
|
| 1 | 
         
            +
            Model,Agg S2R,Agg MC,Agg VerilogEval S2R,Agg VerilogEval MC,Agg RTLLM,Agg VeriGen
         
     | 
| 2 | 
         
            +
            DeepSeek R1-0528,76.79,77.79,78.84,79.65,70.04,71.64
         
     | 
| 3 | 
         
            +
            DeepSeek R1,75.53,76.24,77.67,77.55,68.49,71.92
         
     | 
| 4 | 
         
            +
            Llama 3.1 405B,53.23,55.25,56.55,54.35,42.26,58.23
         
     | 
| 5 | 
         
            +
            Qwen3 235B A22B,69.16,66.42,74.83,68.36,50.48,60.01
         
     | 
| 6 | 
         
            +
            Qwen2.5 72B,49.36,49.97,50.22,50.74,46.51,47.42
         
     | 
| 7 | 
         
            +
            Llama 3.(1-3) 70B,39.48,46.29,39.47,40.83,39.53,64.29
         
     | 
| 8 | 
         
            +
            QwQ 32B,62.6,41.92,65.02,38.68,54.6,52.6
         
     | 
| 9 | 
         
            +
            Qwen2.5 32B,50.39,41.94,50.86,41.01,48.86,45.0
         
     | 
| 10 | 
         
            +
            StarChat2 15B v0.1,38.76,41.72,36.68,35.58,45.61,61.96
         
     | 
| 11 | 
         
            +
            DeepSeek R1 Distill Qwen 14B,23.14,24.94,24.94,24.3,17.22,27.07
         
     | 
| 12 | 
         
            +
            CodeLlama 70B,33.04,35.59,32.2,32.27,35.81,46.56
         
     | 
| 13 | 
         
            +
            DeepSeek Coder 33B,27.03,39.59,22.65,37.64,41.47,46.01
         
     | 
| 14 | 
         
            +
            QwenCoder 2.5 32B,44.02,46.49,43.68,44.05,45.15,54.52
         
     | 
| 15 | 
         
            +
            DeepCoder 14B,26.4,32.92,27.32,33.18,23.38,32.07
         
     | 
| 16 | 
         
            +
            QwenCoder 2.5 14B,37.69,41.98,35.32,40.26,45.5,47.64
         
     | 
| 17 | 
         
            +
            SeedCoder 8B,50.89,36.79,51.71,36.52,48.2,37.66
         
     | 
| 18 | 
         
            +
            SeedCoder 8B Reasoning,43.75,49.83,47.85,46.76,30.22,59.97
         
     | 
| 19 | 
         
            +
            OpenCoder 8B,30.06,36.95,26.8,34.57,40.83,44.8
         
     | 
| 20 | 
         
            +
            QwenCoder 2.5 7B,14.15,34.5,6.57,33.0,39.16,39.46
         
     | 
| 21 | 
         
            +
            DeepSeek Coder 6.7B,31.87,30.9,28.88,28.99,41.75,37.19
         
     | 
| 22 | 
         
            +
            CodeV R1 Distill Qwen 7B,36.12,30.66,32.35,20.56,48.57,63.98
         
     | 
| 23 | 
         
            +
            HaVen-CodeQwen,43.58,50.68,44.67,47.23,39.98,62.04
         
     | 
| 24 | 
         
            +
            CodeV-QW-7B,20.37,52.85,18.82,50.64,25.48,60.14
         
     | 
| 25 | 
         
            +
            RTLCoder Mistral,21.82,32.19,23.71,26.34,15.58,51.5
         
     | 
| 26 | 
         
            +
            RTLCoder DeepSeek,37.22,40.19,38.33,36.13,33.58,53.57
         
     | 
| 27 | 
         
            +
            OriGen,52.88,55.97,53.0,50.0,52.47,75.66
         
     | 
| 28 | 
         
            +
            CodeV-CL-7B,14.73,35.1,12.71,30.93,21.38,48.85
         
     | 
| 29 | 
         
            +
            CodeV-DS-6.7B,19.62,49.29,14.8,46.08,35.52,59.87
         
     | 
    	
        results/v2/aggregated_scores_verilator.csv
    ADDED
    
    | 
         @@ -0,0 +1,29 @@ 
     | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
|
| 
         | 
| 
         | 
|
| 1 | 
         
            +
            Model,Agg S2R,Agg MC,Agg VerilogEval S2R,Agg VerilogEval MC,Agg RTLLM,Agg VeriGen
         
     | 
| 2 | 
         
            +
            DeepSeek R1-0528,75.83,77.12,77.64,78.78,69.85,71.64
         
     | 
| 3 | 
         
            +
            DeepSeek R1,75.78,75.4,78.04,76.42,68.31,72.05
         
     | 
| 4 | 
         
            +
            Llama 3.1 405B,52.08,55.01,54.39,55.1,44.48,54.7
         
     | 
| 5 | 
         
            +
            Qwen3 236B A22B,69.17,65.8,74.24,67.55,52.44,60.01
         
     | 
| 6 | 
         
            +
            Qwen2.5 72B,51.72,52.09,52.7,52.44,48.49,50.95
         
     | 
| 7 | 
         
            +
            Llama 3.(1-3) 70B,40.06,47.44,39.84,42.69,40.79,63.12
         
     | 
| 8 | 
         
            +
            QwQ 32B,63.76,44.52,66.09,38.64,56.06,63.91
         
     | 
| 9 | 
         
            +
            Qwen2.5 32B,53.2,44.35,54.23,43.05,49.81,48.64
         
     | 
| 10 | 
         
            +
            StarChat2 15B v0.1,40.2,41.91,37.97,35.85,47.54,61.91
         
     | 
| 11 | 
         
            +
            DeepSeek R1 Distill Qwen 14B,22.93,25.34,24.44,24.43,17.96,28.33
         
     | 
| 12 | 
         
            +
            CodeLlama 70B,34.55,38.02,33.58,33.89,37.75,51.62
         
     | 
| 13 | 
         
            +
            DeepSeek Coder 33B,27.93,41.16,23.14,38.14,43.71,51.12
         
     | 
| 14 | 
         
            +
            QwenCoder 2.5 32B,45.72,48.38,45.31,46.49,47.07,54.62
         
     | 
| 15 | 
         
            +
            DeepCoder 14B,27.06,33.64,27.87,33.39,24.38,34.45
         
     | 
| 16 | 
         
            +
            QwenCoder 2.5 14B,39.39,43.55,36.86,41.54,47.73,50.17
         
     | 
| 17 | 
         
            +
            SeedCoder 8B,52.04,38.31,52.58,37.24,50.25,41.84
         
     | 
| 18 | 
         
            +
            SeedCoder 8B Reasoning,43.41,50.73,47.02,47.51,31.51,61.35
         
     | 
| 19 | 
         
            +
            OpenCoder 8B,30.45,37.27,26.96,35.34,41.96,43.63
         
     | 
| 20 | 
         
            +
            QwenCoder 2.5 7B,14.91,37.2,7.08,34.02,40.74,47.7
         
     | 
| 21 | 
         
            +
            DeepSeek Coder 6.7B,34.14,31.2,30.46,29.39,46.28,37.19
         
     | 
| 22 | 
         
            +
            CodeV R1 Distill Qwen 7B,37.26,30.97,33.33,21.67,50.21,61.63
         
     | 
| 23 | 
         
            +
            HaVen-CodeQwen,44.57,52.4,45.09,48.07,42.87,66.7
         
     | 
| 24 | 
         
            +
            CodeV-QW-7B,21.69,52.12,19.85,50.51,27.77,57.45
         
     | 
| 25 | 
         
            +
            RTLCoder Mistral,22.64,33.32,24.75,26.44,15.68,56.02
         
     | 
| 26 | 
         
            +
            RTLCoder DeepSeek,38.48,39.89,39.19,35.74,36.14,53.57
         
     | 
| 27 | 
         
            +
            OriGen,52.85,55.3,52.72,49.84,53.29,73.3
         
     | 
| 28 | 
         
            +
            CodeV-CL-7B,15.32,35.2,13.21,31.06,22.28,48.85
         
     | 
| 29 | 
         
            +
            CodeV-DS-6.7B,19.28,49.43,14.23,45.91,35.94,61.05
         
     | 
    	
        results/{results_icarus.csv → v2/results_icarus.csv}
    RENAMED
    
    | 
         
            File without changes
         
     | 
    	
        results/v2/results_icarus.json
    ADDED
    
    | 
         The diff for this file is too large to render. 
		See raw diff 
     | 
| 
         | 
    	
        results/{results_verilator.csv → v2/results_verilator.csv}
    RENAMED
    
    | 
         
            File without changes
         
     | 
    	
        results/v2/results_verilator.json
    ADDED
    
    | 
         The diff for this file is too large to render. 
		See raw diff 
     | 
| 
         |